To avoid the effect caused by the sink phenomenon in the case of measuring the delay time of a variable delay circuit.
A circuit adopting the setting method of this invention is provided with a memory that stores the correlation between the combination of delay sections causing a delay time among delay sections 1a-1n and the delay time and is further provided with an offset section 10 that is connected in series with the delay sections and produces a delay time to shift the period of self- running loop oscillation to a period other than that in the vicinity of a multiple period when the period of the self-running loop oscillation is close to the multiple period of the operating period of surrounding electric circuits in the case of measuring the delay time by the combination of the delay sections in the self-running loop oscillation state in order to set the correlation to this memory.
JP4272726 | IC test method and equipment |
JPH11218561 | SEMICONDUCTOR INTEGRATED CIRCUIT |
JPH07128412 | METHOD OF JUDGING INPUT/OUTPUT SIGNAL OF INTEGRATED CIRCUIT |
Next Patent: OSCILLATION STOP DETECTION CIRCUIT AND ELECTRONIC CLOCK EMPLOYING IT