Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
WAFER LEVEL PACKAGE WITH DIE STORING CAVITY AND ITS METHOD
Document Type and Number:
Japanese Patent JP2008160084
Kind Code:
A
Abstract:

To provide a carrier with a die storing cavity for storing a die regarding a wafer level package (WLP) structure.

A package structure 6 is provided with a substrate 2, which has a die storing cavity 4 formed in the upper face of the substrate 2, and a through-hole structure 6 formed therethrough. A terminal pad 8 is formed under the through-hole structure 6. The substrate 2 includes a conductive trace 10 formed on the lower face of the substrate 2 while being in contact with it. A die 16 is arranged in the die storing cavity 4 by adhesion. A dielectric layer 18 is formed on the die 16 and the substrate 2. A redistribution metal layer (RDL) 24 is formed on the dielectric layer 18 so as to connect the die 16 with the through-hole structure 6. Conductive bumps are connected to the terminal pad 8.


Inventors:
YANG WEN-KUN
CHANG JUI-HSIEN
Application Number:
JP2007301608A
Publication Date:
July 10, 2008
Filing Date:
November 21, 2007
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
ADVANCED CHIP ENG TECH INC
International Classes:
H01L23/12
Domestic Patent References:
JP2005033141A2005-02-03
JP2003218282A2003-07-31
JP2004221233A2004-08-05
Attorney, Agent or Firm:
▲吉▼川 俊雄