PURPOSE: To enable the multiplication of channels in a memory of the same capacity, by providing RAM of one-word one-bit system which selects, as a storage element, one bit of a memory cell located in a position corresponding to each input at every input of sample data.
CONSTITUTION: A memory 10 is formed of RAM used according to a one-word one-bit system, and one memory cell is selected from a memory cell array 11 based on the outputs of a line decoder 12 and a column decoder 13. Under the condition, an output P from an operation control circuit 9 is supplied to one input terminal of a control circuit 15, and when the output P is H, writing in the memory cell 11 turns impossible, while it turns possible when said output is L. When a selection switch of the operation control circuit 9 is set for a writing operation and a start switch is closed, the outputs E, F and P of the operation control circuit 9 turn to be H, L and L, respectively. Thereby the memory 10 is set for the writing operation and a switch 29 is closed, whereby a constitution shown in the figure is obtained. As the result, no blank period other than a time required for the conversion by an A/D converter occurs, and thus the multiplication of channels in a memory of the same capacity, as well as X-Y recording, can be attained.
SATOU ISAO
KATAOKA TOSHIHISA
| JPS54137365A | 1979-10-25 | |||
| JP56109163B | ||||
| JPS5573986A | 1980-06-04 | |||
| JPS5779564A | 1982-05-18 |
Next Patent: WAVEFORM RECORDING DEVICE