To provide a waveform shaping circuit for a clock signal in which electromagnetic noise radiated from a signal line is reduced, through which the clock signal is supplied.
A clock signal being a pulse signal outputted from an output terminal 32 of a clock signal output IC is given to a series resonance circuit consisting of an inductive element 22, a capacitive element 23 and an input capacitor 37 of a waveform shaping circuit 21, in which the signal is converted into a sine wave in which harmonic components are limited. Furthermore, the amplitude of the sine wave depends on the sets of capacitance C2, C1 of the capacitive element 23 and the input capacitor 37, and the DC voltage level of the sine wave depends on the sets of resistance values R2, R1 of a resistive element 24 and an input resistor 36.
Next Patent: VARIABLE DELAY TIME CIRCUIT AND DELAY SIGNAL GENERATION METHOD