Title:
The dark standard in a CCD imaging sensor
Document Type and Number:
Japanese Patent JP5991751
Kind Code:
B2
Abstract:
In various embodiments, image sensors include an imaging array of optically active pixels, a dark-reference region of optically inactive pixels, and two light shields disposed over the dark-reference region and having openings therein. In a particular embodiment, an image sensor comprises: an imaging array of optically active pixels each comprising (i) a photosensitive area and (ii) a vertical CCD (VCCD) region associated therewith; proximate the imaging array, a dark-reference region of optically inactive pixels each comprising (i) a photosensitive area and (ii) a VCCD region associated therewith; a first substantially opaque light shield (i) disposed over the dark-reference region of optically inactive pixels and (ii) defining a plurality of openings therein; and a second substantially opaque light shield (i) defining a plurality of openings therein and (ii) disposed over the first light shield, wherein: within the dark-reference region, the openings in the first light shield are disposed over photosensitive areas or VCCD regions but not both, if the openings in the first light shield are disposed over photosensitive areas, then the openings in the second light shield are disposed over photosensitive areas but not VCCD regions, such that each photosensitive area in the dark-reference region has no more than one opening thereover, and if the openings in the first light shield are disposed over VCCD regions, then the openings in the second light shield are disposed over VCCD regions but not photosensitive areas, such that each VCCD region in the dark-reference region has no more than one opening thereover.
Inventors:
John P. McCurtain
Eric Jay. Meissental
Eric Jay. Meissental
Application Number:
JP2012206710A
Publication Date:
September 14, 2016
Filing Date:
September 20, 2012
Export Citation:
Assignee:
Semiconductor Components Industries Limited Liability Company
International Classes:
H01L27/14; H01L27/148; H04N5/361; H04N5/372
Domestic Patent References:
| JP2001230402A | ||||
| JP201034512A |
Attorney, Agent or Firm:
Hidesaku Yamamoto
Natsuki Morishita
Takatoshi Iida
Daisuke Ishikawa
Kensaku Yamamoto
Natsuki Morishita
Takatoshi Iida
Daisuke Ishikawa
Kensaku Yamamoto
Previous Patent: A laminated type semiconductor device and a printed circuit board
Next Patent: JPS5991752
Next Patent: JPS5991752