Title:
レベルコンバーター及びレベルコンバーティング方法並びに信号コンバーティング装置及び信号コンバーティング方法
Document Type and Number:
Japanese Patent JP4128834
Kind Code:
B2
Abstract:
A converter (110) outputs a level-converted signal in response to an input signal. A delay unit (120) delays the level converted signal, by a predetermined time. A self-reset unit (130) generates a reset signal in response to the delayed level converted signal so that the pulse width of level converted signal is set as the sum of predetermined delay time and an internal operation delay time. Independent claims are also included for the following: (1) signal converting apparatus; (2) level converting method and (3) signal converting method.
More Like This:
| JP2007274741 | LEVEL DISCRIMINATION CIRCUIT |
| JP5577872 | Level shift circuit |
| JPS6119227 | MOS INPUT CIRCUIT DEVICE |
Inventors:
Gold south tin
Zhao Ikurai
Lee Gwangzhen
Zhao Ikurai
Lee Gwangzhen
Application Number:
JP2002277739A
Publication Date:
July 30, 2008
Filing Date:
September 24, 2002
Export Citation:
Assignee:
SAMSUNG ELECTRONICS CO.,LTD.
International Classes:
H03K19/0185; H03K3/356; H03K5/06; H03K19/0175
Domestic Patent References:
| JP5040541A | ||||
| JP7154233A | ||||
| JP5343980A | ||||
| JP9116421A | ||||
| JP11145821A | ||||
| JP2001244804A | ||||
| JP7073681A | ||||
| JP7079148A | ||||
| JP2000244306A |
Foreign References:
| US6175248 |
Attorney, Agent or Firm:
Masatake Shiga
Takashi Watanabe
Yasuhiko Murayama
Shinya Mitsuhiro
Yasunori Otsuka
Shiro Takayanagi
Yasuhiro Otsuka
Shuji Kimura
Takashi Watanabe
Yasuhiko Murayama
Shinya Mitsuhiro
Yasunori Otsuka
Shiro Takayanagi
Yasuhiro Otsuka
Shuji Kimura