Title:
MEMORY SYSTEM
Document Type and Number:
Japanese Patent JP2023023474
Kind Code:
A
Abstract:
To provide a memory system capable of controlling service quality concerning the I/O access performance capable of being provided to a host.SOLUTION: A controller of a memory system calculates the quantity of transfer data per unit time according to the completion of the processing of a first I/O command. When the calculated quantity of the transfer data per unit time is a first threshold value or less, the controller transmits a completion response showing the completion of a first command to the host. While the calculated quantity of the transfer data per unit time is in excess of the first threshold value, the controller does not transmit the completion response showing the completion of the first I/O command to the host.SELECTED DRAWING: Figure 12
More Like This:
| JPS57111734 | CHANNEL DEVICE |
| JPS57103529 | COMPUTER CONNECTING DEVICE |
| JP2000200121 | DATA PROCESSOR |
Inventors:
WATANABE SHUICHI
Application Number:
JP2021129039A
Publication Date:
February 16, 2023
Filing Date:
August 05, 2021
Export Citation:
Assignee:
KIOXIA CORP
International Classes:
G06F13/12; G06F3/06; G06F3/08; G06F12/00; G06F13/10
Attorney, Agent or Firm:
Suzue International Patent Office
Previous Patent: Can body and method for manufacturing can body
Next Patent: refrigeration cycle equipment
Next Patent: refrigeration cycle equipment