Title:
n-TH POWER CIRCUIT
Document Type and Number:
Japanese Patent JP3391293
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide an n-th power circuit for setting the value of the power number (n) on an n-th power circuit as an arbitrary value, and for setting the range of the (n) as a wide range.
SOLUTION: This n-th power circuit is provided with a first differential circuit constituted of first and second transistors 1 and 2 in which input currents Iin and constant currents Ia are allowed to flow as each collector currents, and a resistance circuit constituted of each resistance 102 and 103 of resistance values R1 and R2 for multiplying the base voltage of each transistor 1 and 2 of the first differential circuit by a resistance ratio, and a second differential circuit constituted of third and fourth transistors 3 and 4 in which output currents Iout and constant currents Ib are allowed to flow as each collector currents. The output currents Iout appearing in the output are obtained as an Iout=(Iin)n×(Ib/Ian). In this case, n is expressed by n=(R1+R2)/R1. Thus, any limit due to the size of a power supply voltage can be suppressed, and the value of (n) can be set as an arbitrary value according to the resistance rate.
Inventors:
Nobuhiro Hirai
Application Number:
JP10101299A
Publication Date:
March 31, 2003
Filing Date:
April 08, 1999
Export Citation:
Assignee:
NEC
International Classes:
G06G7/20; H03F3/343; (IPC1-7): G06G7/20; H03F3/343
Domestic Patent References:
| JP5039442A | ||||
| JP53101250A | ||||
| JP56135168U |
Attorney, Agent or Firm:
Suzuki Akio
Previous Patent: SIX FREEDOM DEGREE CONTROL DEVICE FOR SPACECRAFT
Next Patent: METHOD AND UNIT FOR SUPPORTING INSTALLATION OF RECEPTION ANTENNA SYSTEM
Next Patent: METHOD AND UNIT FOR SUPPORTING INSTALLATION OF RECEPTION ANTENNA SYSTEM