Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ACTIVE MATRIX SUBSTRATE AND MANUFACTURING METHOD THEREOF
Document Type and Number:
WIPO Patent Application WO/2011/086905
Kind Code:
A1
Abstract:
The active matrix substrate is provided with multiple pixel electrodes (19a) arranged in a matrix, and multiple TFTs (5a) each connected to a pixel electrode (19a). Each TFT (5a) is provided with a gate electrode (11aa) disposed on an insulating substrate (10a), a gate insulating layer (12) disposed so as to cover the gate electrode (11aa), an oxide semiconductor layer (13a) on the gate insulating layer (12) and having a channel area (C) disposed so as to overlap with the gate electrode (11aa), and a source electrode (16aa) and a drain electrode (16b) disposed on the oxide semiconductor layer (13a) so as to overlap the gate electrode (11aa) and so as to face each other across the channel area (C). A protective insulating layer (17) of a spin-on glass material is provided on the channel area (C) of the oxide semiconductor layer (13a).

Inventors:
HARA TAKESHI
NISHIKI HIROHIKO
OHTA YOSHIFUMI
MIZUNO YUUJI
CHIKAMA YOSHIMASA
AITA TETSUYA
SUZUKI MASAHIKO
TAKEI MICHIKO
NAKAGAWA OKIFUMI
HARUMOTO YOSHIYUKI
Application Number:
PCT/JP2011/000104
Publication Date:
July 21, 2011
Filing Date:
January 12, 2011
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SHARP KK (JP)
HARA TAKESHI
NISHIKI HIROHIKO
OHTA YOSHIFUMI
MIZUNO YUUJI
CHIKAMA YOSHIMASA
AITA TETSUYA
SUZUKI MASAHIKO
TAKEI MICHIKO
NAKAGAWA OKIFUMI
HARUMOTO YOSHIYUKI
International Classes:
H01L29/786; G02F1/1368; G09F9/30; H01L21/336
Foreign References:
EP2141743A12010-01-06
JP2009170905A2009-07-30
JP2005285890A2005-10-13
US20090155940A12009-06-18
JP2006154122A2006-06-15
JP2009158940A2009-07-16
Attorney, Agent or Firm:
MAEDA, Hiroshi et al. (JP)
Hiroshi Maeda (JP)
Download PDF:
Claims: