Title:
ADAPTIVE GATE-BIASED FIELD EFFECT TRANSISTOR FOR LOW-DROPOUT REGULATOR
Document Type and Number:
WIPO Patent Application WO/2020/086150
Kind Code:
A3
Abstract:
A load circuit of a low-dropout (LDO) regulator is disclosed herein according to certain aspects. The load circuit includes a field effect transistor having a source coupled to a supply rail, a gate, and a drain coupled to a gate of a pass transistor of the LDO regulator. The load circuit also includes an adjustable voltage source coupled between the drain and the gate of the field effect transistor, and a voltage control circuit configured to detect a change in a current load through the pass transistor, and to adjust a voltage of the adjustable voltage source based on the detected change in the current load.
More Like This:
| WO/2022/094365 | LINEAR VOLTAGE REGULATOR |
| WO/2021/127614 | ADAPTIVE BIAS CONTROL FOR A VOLTAGE REGULATOR |
| WO/2013/149196 | POWER SUPPLY CONTROL METHOD FOR CONSTANT CURRENT CONSTANT POWER CONTROL |
Inventors:
WU ZHENGZHENG (US)
SONG CHAO (US)
SONG CHAO (US)
Application Number:
PCT/US2019/048075
Publication Date:
May 28, 2020
Filing Date:
August 26, 2019
Export Citation:
Assignee:
QUALCOMM INC (US)
International Classes:
G05F1/565; G05F1/575; G05F1/618
Domestic Patent References:
| WO2015047276A1 | 2015-04-02 |
Foreign References:
| EP2849020A1 | 2015-03-18 | |||
| US20140139197A1 | 2014-05-22 |
Other References:
LI CHENGPENG ET AL: "FVF LDO regulator with dual dynamic-load composite gain stage", ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, SPRINGER NEW YORK LLC, US, vol. 92, no. 1, 17 April 2017 (2017-04-17), pages 131 - 140, XP036245594, ISSN: 0925-1030, [retrieved on 20170417], DOI: 10.1007/S10470-017-0972-9
JIANPING GUO ET AL: "A 6-\muW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, vol. 45, no. 9, 1 September 2010 (2010-09-01), pages 1896 - 1905, XP011317129, ISSN: 0018-9200, DOI: 10.1109/JSSC.2010.2053859
JOSÉ MARÍA HINOJO ET AL: "FVF-Based Low-Dropout Voltage Regulator with Fast Charging/Discharging Paths for Fast Line and Load Regulation", ETRI JOURNAL, vol. 39, no. 3, 1 June 2017 (2017-06-01), KR, pages 373 - 382, XP055646709, ISSN: 1225-6463, DOI: 10.4218/etrij.17.0116.0766
AARON PAXTON: "Extend battery life with a LDO, a voltage supervisor and a FET", 31 July 2017 (2017-07-31), XP055671473, Retrieved from the Internet [retrieved on 20200225]
JIANPING GUO ET AL: "A 6-\muW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, vol. 45, no. 9, 1 September 2010 (2010-09-01), pages 1896 - 1905, XP011317129, ISSN: 0018-9200, DOI: 10.1109/JSSC.2010.2053859
JOSÉ MARÍA HINOJO ET AL: "FVF-Based Low-Dropout Voltage Regulator with Fast Charging/Discharging Paths for Fast Line and Load Regulation", ETRI JOURNAL, vol. 39, no. 3, 1 June 2017 (2017-06-01), KR, pages 373 - 382, XP055646709, ISSN: 1225-6463, DOI: 10.4218/etrij.17.0116.0766
AARON PAXTON: "Extend battery life with a LDO, a voltage supervisor and a FET", 31 July 2017 (2017-07-31), XP055671473, Retrieved from the Internet
Attorney, Agent or Firm:
WONG, Chui-kiu Teresa (US)
Download PDF:
Previous Patent: DRUG FOR TREATING TINNITUS
Next Patent: ELECTROMAGNETIC GYROSCOPIC STABILIZING PROPULSION SYSTEM METHOD AND APPARATUS
Next Patent: ELECTROMAGNETIC GYROSCOPIC STABILIZING PROPULSION SYSTEM METHOD AND APPARATUS