Title:
AN ALGORITHM FOR 64-BIT ADDRESS MODE OPTIMIZATION
Document Type and Number:
WIPO Patent Application WO/2013/070621
Kind Code:
A3
Abstract:
One embodiment of the present invention sets forth a technique for extracting a memory address offset from a 64-bit type-conversion expression included in high-level source code of a computer program. The technique involves receiving the 64-bit type-conversion expression, where the 64-bit type-conversion expression includes one or more 32-bit expressions, determining a range for each of the one or more 32-bit expressions, calculating a total range by summing the ranges of the 32-bit expressions, determining that the total range is a subset of a range for a 32-bit unsigned integer, calculating the memory address offset based on the ranges for the one or more 32-bit expressions, and generating at least one assembly-level instruction that references the memory address offset.
Inventors:
KONG XIANGYUN (US)
WANG JIAN-ZHONG (US)
GROVER VINOD (US)
WANG JIAN-ZHONG (US)
GROVER VINOD (US)
Application Number:
PCT/US2012/063730
Publication Date:
May 19, 2016
Filing Date:
November 06, 2012
Export Citation:
Assignee:
NVIDIA CORP (US)
International Classes:
G06F9/45
Foreign References:
| US5613117A | 1997-03-18 | |||
| US20110078653A1 | 2011-03-31 | |||
| US20050197977A1 | 2005-09-08 | |||
| US20050071823A1 | 2005-03-31 | |||
| US6757892B1 | 2004-06-29 | |||
| US20030028864A1 | 2003-02-06 | |||
| US6256784B1 | 2001-07-03 |
Attorney, Agent or Firm:
CAREY, John C. et al. (LLP3040 Post Oak Blvd., Suite 150, Houston Texas, US)
Download PDF:
Previous Patent: HETEROCYCLIC ANALOGS OF PROPARGYL-LINKED INHIBITORS OF DIHYDROFOLATE REDUCTASE
Next Patent: INSULATED SHIPPING SYSTEM
Next Patent: INSULATED SHIPPING SYSTEM