ANTI-SINGLE EVENT TRANSIENT CLOCK TREE STRUCTURE

WIPO Patent Application WO/2018/218898

A1

An anti-single event transient clock tree structure, comprising root node clock drive units, sub-node clock drive units, and leaf node clock drive units, the root node clock drive unit and the sub-node clock drive unit both being a clock inverter or buffer, and the leaf node clock drive unit being a dual-path filter; the dual-path filter can eliminate single event transient pulses that occur on the input signal and have a pulse width less than the delay time internally set in the filter, the same input signal outputting two paths of output signal that do not mutually interfere. Each dual-path filter drives a certain number of dual clock anti-single event timing units. The present invention significantly improves the anti-single event transient capability of a clock tree network, effectively reduces the probability of single event transient pulses on any clock node and multiple clock tree nodes when the clock tree network is bombarded by radiating particles, and has low power consumption, fast speed, and a small area relative to integrated circuits implemented in timing unit single particle transient reinforcement methods.

WANG DAN (CN)
WANG FUQING (CN)
YUE SUGE (CN)
ZHAO YUANFU (CN)
WANG LIANG (CN)

PCT/CN2017/113269

December 06, 2018

November 28, 2017

Click for automatic bibliography generation  

BEIJING MXTRONICS CORP (CN)
BEIJING MICROELECTRONICS TECH INSTITUTE (CN)

H03K19/003

CN107342762A	2017-11-10
CN101888227A	2010-11-17
CN105359149A	2016-02-24
US8769332B2	2014-07-01

PATENT AGENT OF CHINA AEROSPACE TECHNOLOGY (CN)

View/Download PDF      PDF Help

Previous Patent: VIDEO PROCESSING METHOD AND DEVICE

Next Patent: MOTOR STATOR FOR USE IN COMPRESSOR, PERMANENT MAGNET MOTOR, AND COMPRESSOR