Title:
APPARATUS AND METHOD OF HARMONIC INTERFERENCE CANCELLATION
Document Type and Number:
WIPO Patent Application WO/2021/092633
Kind Code:
A8
Abstract:
According to one aspect of the present disclosure, a baseband chip is disclosed. The baseband chip may include a transmitter configured to transmit a first signal. The baseband chip may also include a receiver configured to receive a second signal that includes a receive signal portion and a harmonic interference portion leaked from the transmitter. The baseband chip may further include a harmonic model block configured to multiply a first output from a first harmonic model associated with an amplitude modulation phase modulation (AMPM) look-up table (LUT) and a second output of a second harmonic model associated with an AMAM LUT to generate a third output. The harmonic model block may be further configured to estimate the harmonic interference portion based at least in part on the third output. The baseband chip may also include an interference cancellation block configured to cancel the harmonic interference portion from the second signal to obtain the receive signal portion.
Inventors:
SHIH HUEI YUAN (US)
Application Number:
PCT/US2021/020766
Publication Date:
May 25, 2023
Filing Date:
March 03, 2021
Export Citation:
Assignee:
ZEKU INC (US)
International Classes:
H04B15/00; H04B1/525; H04L5/00
Attorney, Agent or Firm:
ZOU, Zhiwei (US)
Download PDF:
Previous Patent: WEAKLY-SUPERVISED TEXT-BASED VIDEO MOMENT RETRIEVAL VIA CROSS ATTENTION MODELING
Next Patent: ACCELERATION OF GPUS IN CLOUD COMPUTING
Next Patent: ACCELERATION OF GPUS IN CLOUD COMPUTING