Title:
APPARATUSES AND METHODS FOR IN-MEMORY OPERATIONS
Document Type and Number:
WIPO Patent Application WO/2018/182994
Kind Code:
A3
Abstract:
The present disclosure includes apparatuses and methods for in-memory operations. An example apparatus includes a memory device including a plurality of subarrays of memory cells, where the plurality of subarrays includes a first subset of the respective plurality of subarrays and a second subset of the respective plurality of subarrays. The memory device includes first sensing circuitry coupled to the first subset, the first sensing circuitry including a sense amplifier and a compute component configured to perform an in-memory operation. The memory device includes second sensing circuitry coupled to the second subset, the second sensing circuitry including a sense amplifier. The memory device also includes a controller configured to direct a first movement of a data value to a selected subarray in the first subset based on the first sensing circuitry including the compute component.
More Like This:
| JP2576845 | LOW POWER CONSUMPTION TYPE COMPARATOR |
| JPH08148580 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE |
| JPS58143491 | SENSE AMPLIFYING CIRCUIT |
Inventors:
LEA PERRY (US)
MURPHY RICHARD (US)
MURPHY RICHARD (US)
Application Number:
PCT/US2018/022802
Publication Date:
December 06, 2018
Filing Date:
March 16, 2018
Export Citation:
Assignee:
MICRON TECHNOLOGY INC (US)
International Classes:
G11C7/06; G11C8/06; G11C8/12
Domestic Patent References:
| WO2016144726A1 | 2016-09-15 |
Foreign References:
| US20110022786A1 | 2011-01-27 | |||
| US20090207679A1 | 2009-08-20 | |||
| US20160371033A1 | 2016-12-22 | |||
| US20150149739A1 | 2015-05-28 |
Attorney, Agent or Firm:
WADDICK, Kevin, G. (US)
Download PDF: