Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ASYNCHRONOUS CLOCK GATING CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2016/203491
Kind Code:
A3
Abstract:
The present disclosure envisages an asynchronous clock gating circuitry and a method for designing the asynchronous clock gating circuitry. The asynchronous clock gating circuitry could be placed at the very beginning of the clock network, given its design and implementation logic. The asynchronous clock gating circuitry helps meet the timing requirement on the enable pin thereof. The asynchronous clock gating circuitry avoids cumbersome replication of clock gating circuitry during physical implementation of the (circuit) design, and further helps reduce the power consumption levels in sequential circuits.

Inventors:
GYAN PRAKASH (IN)
NIDHIR KUMAR (IN)
Application Number:
PCT/IN2016/000154
Publication Date:
April 06, 2017
Filing Date:
June 14, 2016
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
GYAN PRAKASH (IN)
NIDHIR KUMAR (IN)
International Classes:
H03L7/00; H03K19/00
Foreign References:
US20140225655A12014-08-14
US8384437B22013-02-26
US7131092B22006-10-31
US7546559B22009-06-09
Attorney, Agent or Firm:
PRABHU, Rakesh (IN)
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: A METHOD FOR CALIBRATING THE READ LATENCY OF A DDR DRAM MODULE

Next Patent: METHOD FOR CYCLE ACCURATE DATA TRANSFER IN A SKEWED SYNCHRONOUS CLOCK DOMAIN