Title:
BUZZER DRIVE CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2019/085861
Kind Code:
A1
Abstract:
A buzzer drive circuit, comprising a first pulse circuit (10), a second pulse circuit (20), an energy storage circuit (30), and an output circuit (40). The first pulse circuit (10) is connected to the energy storage circuit (30) and provides a single pulse signal (V1) to the energy storage circuit (30); the energy storage circuit (30) generates a charging/discharging signal (V2) according to the single pulse signal (V1); the energy storage circuit (30) is connected to the output circuit (40) and provides the charging/discharging signal (V2) to the output circuit (40); the second pulse circuit (20) is connected to the output circuit (40) and provides a multi-pulse signal (V3) to the output circuit (40), the frequency of the multi-pulse signal (V3) responding to the vibration frequency of a buzzer (60); the output circuit (40) generates an output signal (V4) according to the charging/discharging signal (V2) and the multi-pulse signal (V3) and provides same to the buzzer (60). The present buzzer drive circuit can improve the tone of a buzzer.
Inventors:
WANG MIAO (CN)
ZHANG JIUQING (CN)
ZHANG JIUQING (CN)
Application Number:
PCT/CN2018/112432
Publication Date:
May 09, 2019
Filing Date:
October 29, 2018
Export Citation:
Assignee:
UNITED AUTOMOTIVE ELECT SYS CO (CN)
International Classes:
G10K9/122
Foreign References:
| CN205282081U | 2016-06-01 | |||
| CN202502733U | 2012-10-24 | |||
| CN107680573A | 2018-02-09 | |||
| CN207602215U | 2018-07-10 | |||
| JPH05249977A | 1993-09-28 |
Attorney, Agent or Firm:
SHANGHAI SAVVY INTELLECTUAL PROPERTY AGENCY (CN)
Download PDF:
Previous Patent: FGFR4 INHIBITOR AND PREPARATION METHOD THEREFOR
Next Patent: COMPUTER READABLE STORAGE MEDIUM, AND FAILURE DETECTION METHOD AND DEVICE
Next Patent: COMPUTER READABLE STORAGE MEDIUM, AND FAILURE DETECTION METHOD AND DEVICE