Title:
CHAMFERING CIRCUIT FOR ADJUSTABLE CHAMFERED WAVEFORM AND METHOD FOR ADJUSTING CHAMFERED WAVEFORM
Document Type and Number:
WIPO Patent Application WO/2017/156817
Kind Code:
A1
Abstract:
Disclosed is a chamfering circuit for an adjustable chamfered waveform and a method for adjusting a chamfered waveform. The chamfering circuit for an adjustable chamfered waveform comprises: a digital power IC (1), a first resistor (R1), a second resistor (R2) and a transistor (Tr1); the chamfered waveform is adjusted by adjusting the value of the base voltage (VB) of the transistor, which is outputted by the digital power IC (1). Thus, image quality is improved, and compared to the prior art, adjustment of a chamfered waveform is achieved while requiring no welding resistors; operations thereof are simple and working efficiency is high.
Inventors:
FU WEI (CN)
Application Number:
PCT/CN2016/079230
Publication Date:
September 21, 2017
Filing Date:
April 14, 2016
Export Citation:
Assignee:
SHENZHEN CHINA STAR OPTOELECT (CN)
International Classes:
G09G3/36
Foreign References:
| CN102136247A | 2011-07-27 | |||
| CN1963907A | 2007-05-16 | |||
| CN102956215A | 2013-03-06 | |||
| CN102314846A | 2012-01-11 | |||
| US20060001635A1 | 2006-01-05 | |||
| CN101699552A | 2010-04-28 |
Attorney, Agent or Firm:
COMIPS INTELLECTUAL PROPERTY OFFICE (CN)
Download PDF:
Previous Patent: TELESCOPIC QUICK CLAMP
Next Patent: METHOD AND D2D DEVICE USED FOR D2D COMMUNICATIONS
Next Patent: METHOD AND D2D DEVICE USED FOR D2D COMMUNICATIONS