Title:
CIRCUIT ARRANGEMENT AND METHOD FOR CLOCK AND/OR DATA RECOVERY
Document Type and Number:
WIPO Patent Application WO/2013/189494
Kind Code:
A3
Abstract:
In order to provide a circuit arrangement (100) and also a method for clock and/or data recovery (CDR) having low power consumption, having low power loss and also having scalability of the power loss from the clock and/or data recovery at the data rate, - at least one frequency regulation circuit and - at least one phase regulation circuit are proposed, wherein first of all only the frequency regulation circuit is active for the purpose of setting the frequency on the basis of the data rate that can be applied to the data input and then changeover to the phase regulation circuit occurs for the purpose of ascertaining the phase difference between the data input and the clock input.
More Like This:
JP2006505985 | PLL with non-equilibrium 4-phase correlator |
JP2840255 | [Title of Invention] Reproduction device |
JP3564855 | RING OSCILLATOR AND PLL CIRCUIT |
Inventors:
WERKER HEINZ (DE)
Application Number:
PCT/DE2013/200021
Publication Date:
April 24, 2014
Filing Date:
June 18, 2013
Export Citation:
Assignee:
SILICON LINE GMBH (DE)
International Classes:
H03L7/113; H04L7/033
Foreign References:
US20050242890A1 | 2005-11-03 | |||
US20060006914A1 | 2006-01-12 | |||
DE10132232C1 | 2002-11-21 |
Attorney, Agent or Firm:
HOFMANN, Andreas et al. (München, DE)
Download PDF:
Previous Patent: PARTITION ELEMENT FOR A TABLE AND TABLE COMPRISING THE SAME
Next Patent: BOBBIN WINDER
Next Patent: BOBBIN WINDER