Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CIRCUIT ARRANGEMENT FOR THE PROVISION OF AN OUTPUT SIGNAL WITH ADJUSTABLE FLANK PITCH
Document Type and Number:
WIPO Patent Application WO2003055071
Kind Code:
A9
Abstract:
The invention relates to a circuit arrangement for the provision of an output signal with adjustable flank pitch, whereby the several, parallel inverter output stages (5, 6; 7, 8; 9, 10; 11, 12) are connected in parallel on the load side. The output stages are controlled with a common trapezoidal signal (C), generated by a ramp signal generator (3). The output transistors (5 to 12) are thus sequentially switched on and off. A precisely adjustable, reduced flank pitch for an output signal with a desired amplifier power can thus be achieved with a low spatial requirement. Furthermore an adjustable reduction in the high-frequency interference emissions from integrated circuits can thus be achieved.

Inventors:
DEUTSCHMANN BERND (AT)
FRAISS GOTTFRIED (AT)
Application Number:
PCT/EP2002/014067
Publication Date:
August 28, 2003
Filing Date:
December 11, 2002
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
AUSTRIAMICROSYSTEMS AG (AT)
DEUTSCHMANN BERND (AT)
FRAISS GOTTFRIED (AT)
International Classes:
H03K4/00; H03K5/08; H03K17/16; (IPC1-7): H03K5/01; H03K6/04; H03K4/94
Download PDF:



 
Previous Patent: ECL TO CMOS LEVEL CONVERTER

Next Patent: MULTIINPUT LOGICAL GATE