Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CLOSED LOOP BACKDRILLING SYSTEM
Document Type and Number:
WIPO Patent Application WO2005029928
Kind Code:
A3
Abstract:
A multilayer circuit board (16) is provided with at least one signasl layer (20), at least one feedback layer (22), ans at least one dielectric layer (24) positioned between the signal layer (20) and the feedback layer (22). The signal layer (20) is connected to at least one plated hole (12). The feedback layer (22) has a contact pad (26), which is positioned adjacent to the plated hole (12), but is electrically isolated from the plated hole (12). The contact pad (26) is connected to a measurement unit (48). The dielectric layer (22) is positioned between the signal layer (20) and the contact pad (26) of the feedback layer (22). A portion of the plated hole (12) forms a stub portion (18), which extends a distance away from the signal layer (20) and typically extends a distance away from the contact pad (26) of the feedback layer (22). To remove the stub portion (18), a hole is bored or routed into the multilayer circuit board (16) until electrical feedback is received by the measurement unit (48) upon contact of a portion of the boring device (40) with the contact pad (26) Upon receipt of the electrical feedback by the measurement unit (48), theboring device (40) is retracted from the hole, and the hole formed by the borijng device (40) is filled with an epoxy, or other filler material.

Inventors:
TOURNE JOSEPH A A M (NL)
LEBENS PATRICK P P (NL)
Application Number:
PCT/US2004/030490
Publication Date:
December 29, 2005
Filing Date:
September 17, 2004
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
VIASYSTEM GROUP INC (US)
TOURNE JOSEPH A A M (NL)
LEBENS PATRICK P P (NL)
International Classes:
H02H1/04; H05K1/11; H05K3/00; H05K3/42; H05K1/02; (IPC1-7): B23P19/04; H01R12/04; H05K1/11
Foreign References:
US3120136A1964-02-04
US3739461A1973-06-19
US4543715A1985-10-01
US4872787A1989-10-10
US5105175A1992-04-14
US5139376A1992-08-18
US5154546A1992-10-13
US5191174A1993-03-02
US5257531A1993-11-02
US5301420A1994-04-12
US5529441A1996-06-25
US5630272A1997-05-20
US6015249A2000-01-18
US6257348B12001-07-10
US6309151B12001-10-30
US6372999B12002-04-16
US6750403B22004-06-15
US6839964B22005-01-11
US6857828B22005-02-22
JPS62264812A1987-11-17
SE9003587A
JPH06112659A1994-04-22
JP2000280200A2000-10-10
Other References:
See also references of EP 1663569A4
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: PULSED PLASMA ACCELERATOR AND METHOD

Next Patent: COMPONENT AND METHOD FOR MANUFACTURING PRINTED CIRCUIT BOARDS