Title:
COMMUNICATION OF LATENCIES IN PARALLEL NETWORKS
Document Type and Number:
WIPO Patent Application WO2002078227
Kind Code:
A3
Abstract:
In parallel networks that include a transmission media and at least one I/O processor connected to the transmission media by a core, a buffering device is provided that compensates for different latencies from all physical lanes in data links so that data transmission occurs at the same time in the receive path of the I/O "processor." The processor can be an I/O device for a host channel adapter, a target channel adapter, or an interconnect switch in an InfiniBand-type network.
Inventors:
MANN GREGORY
Application Number:
PCT/GB2002/001291
Publication Date:
May 15, 2003
Filing Date:
March 19, 2002
Export Citation:
Assignee:
IBM (US)
IBM UK (GB)
IBM UK (GB)
International Classes:
G06F5/06; G06F13/38; G06F13/40; H04L7/04; H04L25/14; H04L7/10; (IPC1-7): H04L25/14; H04J3/06
Foreign References:
| EP0659001A2 | 1995-06-21 |
Other References:
INFINIBAND TRADE ASSOCIATION: "InfiniBand Architecture. Specification Volume 1 and 2. Release 1.0", INFINIBAND TRADE ASSOCIATION, 24 October 2000 (2000-10-24), XP002202923
Download PDF:
Previous Patent: METHOD AND APPARATUS FOR EMERGENCY NOTIFICATION
Next Patent: RECEIVER WITH RECOVERY CIRCUIT USING OVERSAMPLING AND MAJORITY DECISION
Next Patent: RECEIVER WITH RECOVERY CIRCUIT USING OVERSAMPLING AND MAJORITY DECISION