Title:
CORE SYNC MODULE
Document Type and Number:
WIPO Patent Application WO2003047107
Kind Code:
A3
Abstract:
Systems and methods are described for a core sync module. A method includes receiving a pair of input clock signals; utilizing a stratum clock state machine to control a multiplexer; utilizing the multiplexer to switch an input of a main clock between each of the pair of input clock signals; inducing a phase build-out activity; and transmitting an output clock signal. An apparatus includes a first input clock digital phase-locked loop; a second input clock digital phase-locked loop; a stratum clock state machine coupled to the first input clock digital phase-locked loop and to the second input clock digital phase-locked loop; and a main clock phase-locked loop coupled to the first input clock digital phase-locked loop, to the second input clock digital phase-locked and to the stratum clock state machine.
Inventors:
ZAMPETTI GEORGE P (US)
HAMILTON ROBERT (US)
HAMILTON ROBERT (US)
Application Number:
PCT/US2002/036985
Publication Date:
February 12, 2004
Filing Date:
November 15, 2002
Export Citation:
Assignee:
SYMMETRICOM INC (US)
ZAMPETTI GEORGE P (US)
HAMILTON ROBERT (US)
ZAMPETTI GEORGE P (US)
HAMILTON ROBERT (US)
International Classes:
H03L7/07; H04J3/06; (IPC1-7): H04J3/06
Foreign References:
| US5638410A | 1997-06-10 | |||
| US6078595A | 2000-06-20 | |||
| US4914404A | 1990-04-03 |
Download PDF:
Previous Patent: DIGITALLY CONTROLLED PULSE WIDTH ADJUSTING CIRCUIT
Next Patent: TEMPERATURE-STABILISED OSCILLATOR CIRCUIT
Next Patent: TEMPERATURE-STABILISED OSCILLATOR CIRCUIT