CYCLE PERIOD SLOT COUNTING METHOD FOR TIME SENSITIVE NETWORKING AND ELECTRONIC DEVICE

Title:

CYCLE PERIOD SLOT COUNTING METHOD FOR TIME SENSITIVE NETWORKING AND ELECTRONIC DEVICE

Document Type and Number:

WIPO Patent Application WO/2022/100409

Kind Code:

A1

Abstract:

Disclosed in the present invention are a cycle period slot counting method for time sensitive networking and an electronic device. The method comprises: obtaining the current network synchronization time, and determining whether synchronization time rebound occurs in the current network synchronization time or not according to the current network synchronization time and the network synchronization time obtained at the last time; if the synchronization time rebound occurs in the current network synchronization time, performing cycle counting according to a preset first cycle period length to obtain a first counting value; and performing slot counting in a cycle period according to the first counting value. According to the present invention, the slot counting in the cycle period is carried out by means of the first counting value obtained by presetting the first cycle period length, such that the preset cycle period length and the slot counting in the normal cycle period can still be maintained when the network synchronization time rebound occurs in the network synchronization time, and the bandwidth isolation and determinacy of a network node are ensured.

More Like This:

WO/2021/163836	METHODS AND APPARATUS OF RESOURCE ASSIGNMENT FOR HARQ FEEDBACK TO SUPPORT MULTICAST TRANSMISSION
WO/2018/175722	APPARATUS, SYSTEM AND METHOD OF COMMUNICATING AN EDMG PPDU
WO/2021/161223	NON-CODEBOOK BASED MULTI-TRP PUSCH RELIABILITY WITH MULTIPLE ASSOCIATED NZP CSI-RSS

Inventors:

WANG YI (CN)
FENG JINGBIN (CN)
LIU CHAOBO (CN)

Application Number:

PCT/CN2021/125662

Publication Date:

May 19, 2022

Filing Date:

October 22, 2021

Export Citation:

Click for automatic bibliography generation Help

Assignee:

PENG CHENG LAB (CN)

International Classes:

H04L5/00

Domestic Patent References:

WO2020021309A1

2020-01-30

Foreign References:

CN112511283A	2021-03-16
CN103684728A	2014-03-26
CN111385224A	2020-07-07

Other References:

PAHLEVAN MARYAM; BALAKRISHNA BALAKRISHNA; OBERMAISSER ROMAN: "Simulation Framework for Clock Synchronization in Time Sensitive Networking", 2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), IEEE, 7 May 2019 (2019-05-07), pages 213 - 220, XP033576220, DOI: 10.1109/ISORC.2019.00046

Attorney, Agent or Firm:

JOHNSON INTELLECTUAL PROPERTY AGENCY (SHENZHEN) (CN)

Download PDF:

View/Download PDF PDF Help

Previous Patent: MULTILAYER REDUCED PRESSURE EPITAXIAL GROWTH METHOD

Next Patent: TRENCH POWER DEVICE AND SOURCE CAPACITOR INTEGRATION AND MANUFACTURING METHOD THEREFOR