Title:
DAC CAPACITOR ARRAY, SAR ANALOG-TO-DIGITAL CONVERTER AND METHOD FOR REDUCING POWER CONSUMPTION
Document Type and Number:
WIPO Patent Application WO/2018/053788
Kind Code:
A1
Abstract:
A DAC capacitor array, a SAR analog-to-digital converter and a method for reducing power consumption. The method comprises: connecting one end of each of the capacitors in the capacitor array to a first reference voltage by means of a main-path switch, and selectively connecting the other end to an analog input signal by means of a multiplexer switch, so as to complete sampling; and disconnecting the main-path switch of the DAC capacitor array, and meanwhile interrupting the connection between the multiplexer switch and the analog signal, and selectively connecting the multiplexer switch to the first reference voltage, and then determining the highest significant bit value by comparing the voltage of a first capacitor common conductor and the first reference voltage, maintaining or adjusting, according to the highest significant bit value, the referent voltage to which the other end of each of the capacitors is connected, and further determining a second highest significant bit value and the lowest significant bit value by comparing the output voltage of the capacitor array and the first reference voltage. The method reduces the power consumption of conversion.
Inventors:
FAN SHUO (CN)
Application Number:
PCT/CN2016/099835
Publication Date:
March 29, 2018
Filing Date:
September 23, 2016
Export Citation:
Assignee:
SHENZHEN HUIDING TECHNOLOGY CO (CN)
International Classes:
H03M1/18
Foreign References:
| CN1732624A | 2006-02-08 | |||
| CN102801422A | 2012-11-28 | |||
| CN103441765A | 2013-12-11 | |||
| US20070109168A1 | 2007-05-17 |
Attorney, Agent or Firm:
SHANGHAI CHENHAO INTELLECTUAL PROPERTY LAW FIRM GENERAL PARTNERSHIP (CN)
Download PDF:
Previous Patent: AUTONOMOUS MEASUREMENT REPORT FOR CARRIER AGGREGATION SETUP
Next Patent: CLOCK ADDITION METHOD AND DEVICE
Next Patent: CLOCK ADDITION METHOD AND DEVICE