AND METHOD OF FABRICATION RELATED PATENT APPLICATION

This application claims priority to commonly owned United States Provisional Patent Application No. 62/569,261 filed October 6, 2017, the entire contents of which are hereby incorporated by reference for all purposes.

TECHNICAL FIELD

The present disclosure relates to a damascene thin-film resistor (TFR), in particular a damascene TFR module formed within a poly-metal dielectric (PMD) layer using a single added mask layer and a method for manufacturing such a device.

BACKGROUND

Semiconductor integrated circuits (IC) typically include metallization layers used to connect various components of the IC, called interconnect, or back end of line (BEOL) elements. Copper often preferred over aluminum due to its lower resistivity and high electro- migration resistance. Copper interconnect, however, is typically difficult to manufacture with traditional photoresist masking and plasma etching used for aluminum interconnect.

One known technique for forming copper interconnects on an IC is known as additive patteming, sometimes called a damascene process, which refers to traditional metal inlaying techniques. A so-called damascene process may include patteming dielectric materials, such as silicon dioxide, or fluorosilicate glass (FSG), or organo-silicate glass (OSG) with open trenches where the copper or other metal conductors should be. A copper diffusion barrier layer (typically Ta, TaN, or a bi-layer of both) is deposited, followed by a deposited copper seed layer, followed by a bulk Copper fill, e.g., using an electro-chemical plating process. A chemical-mechanical planarization (CMP) process may then be used to remove any excessive copper and barrier, and may thus be referred to as a copper CMP process. The copper remaining in the trench functions as a conductor. A dielectric barrier layer, e.g., SiN or SiC, is then typically deposited over the wafer to prevent copper corrosion and improve device reliability.

With more features being packed into individual semiconductor chips, there is an increased need to pack passive components, such as resistors, into the circuits. Some resistors can be created through ion implantation and diffusion, such as poly resistors. However, such resistors typically have high variations in resistance value, and may also have resistance values that change drastically as a function of temperature. A new way to construct integrated resistors, called Thin-Film Resistors (TFRs) has been introduced in the industry to improve integrated resistor performance. Known TFRs are typically formed from SiCr (silicon- chromium), SiCCr (silicon-silicon carbide-chromium), TaN (tantalum nitride), NiCr (nickel- chromium), AINiCr (aluminum-doped nickel-chromium), or TiNiCr (titanium-nickel- chromium), for example.

Figure 1 shows a cross-sectional view of two example TFRs 10A and 10B devices implemented using conventional processes. Fabrication of conventional TFRs 10A and 10B devices typically requires three added mask layers. A first added mask layer is used to create the TFR heads 12A and 12B. A second added mask layer is used to create the TFRs 14A and 14B. A third added mask layer is used to create TFR vias 16A and 16B. As shown, TFRs 12A and 12B are formed across the top and bottom of TFR heads 12A and 12B, respectively, but in each case three added mask layers are typically required.

Figure 2 shows a cross-sectional view of a known IC structure including an example TFR 30 formed in view of the teachings of U.S. Patent 9,679,844, wherein TFR 30 can be created using a single added mask layer and damascene process. A TFR film 34, in this example a SiCCr film, may be deposited into trenches patterned into a previously processed semiconductor substrate. As shown, SiCCr film 34 is constructed as a resistor between conductive (e.g., copper) TFR heads 32, with an overlying dielectric region including a dielectric layer 36 (e.g., SiN or SiC) and a dielectric cap region 38 (e.g., SiC ) formed over the SiCCr film 34. The IC structure including TFR 30 may be further processed for a typical Cu (copper) interconnect process (BEOL), e.g., next level of via and trench. TFR 30 may be connected with other part of the circuit using typical copper via connected to the copper TFR heads 32.

Embodiments of TFR 30 may be particularly suitable for copper BEOL, which may have limitations regarding annealing (e.g., anneal temperature may be limited to about 200°C). However, there is a need to construct damascene TFR for both Cu interconnects and Al interconnects. Furthermore, there is a need to construct TFR before metallization (either Cu or Al), so the TFR can be annealed at high temperature (e.g., around 500°C) to achieve 0 ppm or near 0 ppm temperature coefficient of resistance (TCR).

SUMMARY Embodiments of the present disclosure provide a damascene thin-film resistor (TFR), e.g., a damascene TFR module formed within a poly-metal dielectric (PMD) layer using a single added mask layer and a method for manufacturing such a device. Embodiments of the disclosed TFR may be suitable for various interconnect materials, including Cu and Al BEOL, for example. Further, embodiments of the disclosed TFR may utilize various TFR materials, including SiCCr, SiCr, TaN, NiCr, AINiCr, or TiNiCr for example.

In some embodiments, TFR heads formed from poly (e.g., silicided, C0S12 or TiSi2) may be used instead of copper TFR used in conventional TFR modules. The, the TFR module may be formed in PMD (poly-metal dielectric, between poly and metal 1), which can be annealed at high temperature (e.g., about 500°C) without harm to the interconnect metals (Cu or Al).

BRIEF DESCRIPTION OF THE DRAWINGS

Example aspects of the present disclosure are described below in conjunction with the figures, in which:

Figure 1 is a cross-sectional view of two example thin-film resistor (TFR) devices implemented using known processes;

Figure 2 is a cross-sectional view of a known integrated circuit (IC) structure including an example TFR formed according to known techniques;

Figure 3 shows an example IC structure including a thin-film resistor (TFR) formed according to one embodiment of the present invention; and

Figure 4A-4K illustrate an example process for forming the example IC structure with integrated TFR shown in Figure 3, according to one example embodiment.

DETAILED DESCRIPTION

Embodiments of the present disclosure provide a damascene TFR formed within a poly- metal dielectric (PMD) layer using a single added mask layer, and a method for manufacturing such TFR device.

Figure 3 shows an example IC structure 100 including a thin-film resistor (TFR) 102 formed according to one embodiment of the present disclosure. TFR 102 may be formed within a poly-metal dielectric (PMD) layer using a single added mask layer, e.g., according to the example damascene approach discussed below with reference to Figure 4A-4K. As shown, TFR 102 extends between a pair of TFR heads 104 formed over field oxide 110. Each TFR head 104 may comprise a poly region 106 having a silicide contact layer 106 formed over a poly region 108, e.g., using a salicide (self-aligned silicide) process, as discussed below. Conductive TFR vias 112 may be connected to each silicide contact 106. In the illustrated example, TFR 102 may be formed from SiCr, which may be annealed during the fabrication process to achieve 0 ppm or near 0 ppm TCR.

Figure 4A-4K illustrate an example process for forming the example IC structure with thin-film resistor (TFR) shown in Figure 3, according to one example embodiment. Figure 4A shows the initial formation of an IC structure 200, by forming a pair of TFR heads 204 over field oxide 21 OA. TFR heads 204 may be formed as salicide (self-aligned silicide poly) structures including a silicide layer 206 over a poly structure 208. The salicide structures 204 may comprise any suitable silicon-based chemistry, e.g., C0S12, C02S1, CoSi, NiSi, or TiSi2, for example.

As shown in Figure 4B, structure 200 may be further processed by depositing additional silicon-based dielectric 210B over the structure, e.g., using a known HDP deposition process.

In an example embodiment, the structure may include a IK SRO (Silicon Rich Oxide) deposition, followed by 10K HDP (High-Density Plasma) deposition in region 210B.

As shown in Figure 4C, structure 200 may be further processed by performing a pre- metal dielectric chemical/mechanical planarization (PMD CMP) on the structure. In one example embodiment, the PMD CMP uses a target thickness of 6K over active (e.g., about 4K over each poly structure 208).

As shown in Figure 4D, structure 200 may be further processed by adding a layer of sacrificial oxide 210C (e.g., about IK thickness), which may be subsequently polished away, as discussed below with respect to Figure 41.

As shown in Figure 4E, structure 200 may be further processed by depositing and patterning a photo resist layer 230 for forming a TFR trench.

As shown in Figure 4F, structure 200 may be further processed by etching a TFR trench

232 using any suitable etch process, which may be selective to stop on the silicide layers 206, and the remaining photo resist material 230 may then be removed, e.g., stripped off.

As shown in Figure 4G, structure 200 may be further processed by depositing a layer of TFR material 240 over the structure and extending into the TFR trench 234, e.g., using a PVD or sputter deposition process. In one embodiment, TFR layer 240 may comprise a SiCr layer with a thickness of about 50θΑ (e.g., 40θΑ-60θΑ). In other embodiments, TFR layer 240 may comprise SiCCr, TaN, NiCr, AINiCr, TiNiCr , or any other suitable TFR material. Structure 200 including TFR layer 240 may then be annealed, e.g., at a temperature of about 500°C (e.g., 400°C-600°C or 450°C-550°C) to achieve 0 ppm or near 0 ppm TCR (temperature coefficient of resistance) of the TFR layer 240. In some embodiments, "near 0" ppm TCR may include a TCR of 0 ± 100 ppm/°C, or a TCR of 0 ± 50 ppm/°C, or a TCR of 0 ± 20 ppm/°C, or a TCR of 0 ± 10 ppm/°C, depending on the particular embodiment.

As shown in Figure 4H, structure 200 may be further processed by depositing a cap oxide 210D on structure 200, to protect TFR film 240. The deposited cap oxide 210D may partially or completely fill the TFR trench 234. In one embodiment, the deposited cap oxide layer 210D has a thickness of about 4K.

As shown in Figure 41, structure 200 may be further processed by performing a polishing process to polish off the cap oxide 210D, portions of the TFR layer 240 layer outside the TFR trench 234, and the sacrificial oxide layer 2 IOC, to thereby define a final TFR film structure 250. In one embodiment, the process may use the same target HDP thickness, as shown in Fig. 4C, so that regions of the wafer outside the location of the TFR module insertion are the same as prior to the start of the TFR module formation (Figure 4C). In other words, the TFR module and fabrication process steps can be modularized, and can be added or omitted without altering other part of the wafer or process.

As shown in Figure 4J, structure 200 may be further processed by depositing a phosphosilicate glass (PSG) layer or film 210E and an un-doped silicate glass (USG) cap oxide layer 21 OF may be deposited on the structure. In one example embodiment, PSG 210E and USG 21 OF may each have a deposited thickness of about 2K.

As shown in Figure 4K, a pair of via-type contacts 260 connected to TFR heads 204 may be formed by patterning and etching the structure to define a pair of via openings, filling the via openings with a conductive material, e.g., tungsten (W), and performing a CMP process.

In this manner, a TFR film may be formed incorporated in PMD and connected between a pair of salicide TFR heads, using a damascene approach with a single mask layer. Further, in some embodiments, the TFR film may formed from SiCr, which may be annealed to achieve 0 ppm or near 0 ppm TCR, and the TFR may be used with both Cu interconnects and Al interconnects.

Thus, in contrast to certain conventional techniques, in the disclosed embodiments, the

TFR contact is created as part of atypical CMOS contact creation process, thereby eliminating one mask. Further, the TFR heads are salicide (poly) structures created in a typical CMOS process flow, which eliminates another mask. As a result, the TFR may be formed using only a single mask. Further, the TFR may be formed through damascene (CMP), as opposed to wet or dry etch processes used in certain conventional techniques.