Title:
DETECTION DEVICE AND DETECTION METHOD
Document Type and Number:
WIPO Patent Application WO/2017/195615
Kind Code:
A1
Abstract:
The present technology relates to a detection device and a detection method that enable a lock state to be determined more accurately. A first edge detector detects whether an edge of a second clock signal is present in one cycle of a first clock signal. A second edge detector detects whether an edge of the first clock signal is present in one cycle of the second clock signal. A logic circuit performs logical computation on the detection results from the first edge detector and the detection results from the second edge detector. The present technology can be applied, for instance, to a circuit that detects the lock state of a phase-locked loop (PLL) circuit.
Inventors:
MASUDA MAKOTO (JP)
FUJITA HIROAKI (JP)
FUJIWARA TETSUYA (JP)
FUJITA HIROAKI (JP)
FUJIWARA TETSUYA (JP)
Application Number:
PCT/JP2017/016665
Publication Date:
November 16, 2017
Filing Date:
April 27, 2017
Export Citation:
Assignee:
SONY CORP (JP)
International Classes:
H03L7/095; H03K5/19
Foreign References:
| JPH0897717A | 1996-04-12 | |||
| JP2007243736A | 2007-09-20 | |||
| JPH11122102A | 1999-04-30 | |||
| JPH10336023A | 1998-12-18 | |||
| JPS6461119A | 1989-03-08 |
Attorney, Agent or Firm:
NISHIKAWA Takashi et al. (JP)
Download PDF:
Previous Patent: OSCILLATION CIRCUIT, OSCILLATION METHOD, AND PLL CIRCUIT
Next Patent: INFORMATION-PROCESSING DEVICE AND METHOD
Next Patent: INFORMATION-PROCESSING DEVICE AND METHOD