Title:
DIGITAL-TO-ANALOG CONVERSION CIRCUIT AND ANALOG-TO-DIGITAL CONVERSION CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2022/201670
Kind Code:
A1
Abstract:
This digital-to-analog conversion circuit, which suppresses output distortion, comprises: a plurality of current source circuits which each include a first current generation circuit and a first transistor that controls a first current to apply to the first current generation circuit, and which each switch on and off the application of the first current with respect to a load, in accordance with the value of an assigned bit in an input digital signal; and a control circuit. The control circuit has: a second current generation circuit; a second transistor which receives output voltage from the load and which controls the current to apply to the second current generation circuit; a third current generation circuit which applies a reference current; and a bias generation circuit which, on the basis of the relation between a first voltage occurring in the third current generation circuit and a second voltage occurring in the second current generation circuit according to the output voltage, generates a bias voltage with respect to the first and second transistors so as to suppress fluctuation of the output voltage.
More Like This:
Inventors:
AKITA IPPEI (JP)
Application Number:
PCT/JP2021/046238
Publication Date:
September 29, 2022
Filing Date:
December 15, 2021
Export Citation:
Assignee:
AIST (JP)
International Classes:
H03M1/74; H03F3/343; H03M3/02
Domestic Patent References:
| WO2009028130A1 | 2009-03-05 | |||
| WO2010079539A1 | 2010-07-15 |
Foreign References:
| US6967609B1 | 2005-11-22 | |||
| US5798723A | 1998-08-25 | |||
| JPH10112654A | 1998-04-28 |
Download PDF:
Previous Patent: POLYACETAL RESIN COMPOSITION, AND SULFUR-CONTAINING FUEL CONTACT BODY INCLUDING MOLDED ARTICLE OF SA...
Next Patent: SHOCK ABSORBER
Next Patent: SHOCK ABSORBER