Title:
DISPLAY DEVICE
Document Type and Number:
WIPO Patent Application WO/2023/218497
Kind Code:
A1
Abstract:
A pixel circuit board (PK) of this display device comprises a first effective circuit area (P1) including an oxide semiconductor film and positioned in the outermost periphery of an effective circuit area group (PA) that contributes to display. In the first effective circuit area (P1), a contact hole (K1) extending completely through an interlayer insulating film is formed. On the outside of the effective circuit area group, a through hole (H1) extending completely through the interlayer insulating film is formed adjacent to the first effective circuit area (P1).
Inventors:
ISHIDA IZUMI
Application Number:
PCT/JP2022/019632
Publication Date:
November 16, 2023
Filing Date:
May 09, 2022
Export Citation:
Assignee:
SHARP DISPLAY TECHNOLOGY CORP (JP)
International Classes:
G09F9/30
Domestic Patent References:
| WO2013094422A1 | 2013-06-27 |
Foreign References:
| KR20200071433A | 2020-06-19 | |||
| KR20210061085A | 2021-05-27 | |||
| US20200388230A1 | 2020-12-10 | |||
| KR20200071603A | 2020-06-19 | |||
| US20170271416A1 | 2017-09-21 | |||
| JP2015075720A | 2015-04-20 | |||
| JP2013186447A | 2013-09-19 |
Attorney, Agent or Firm:
HARAKENZO WORLD PATENT & TRADEMARK (JP)
Download PDF:
Previous Patent: HARVESTING-DEVICE END EFFECTOR
Next Patent: RISK ASSESSMENT DEVICE, RISK ASSESSMENT METHOD, AND RECORDING MEDIUM
Next Patent: RISK ASSESSMENT DEVICE, RISK ASSESSMENT METHOD, AND RECORDING MEDIUM