DISTURBANCE SUPPRESSION APPARATUS, DISTURBANCE SUPPRESSION METHOD, AND PROGRAM

Title:

DISTURBANCE SUPPRESSION APPARATUS, DISTURBANCE SUPPRESSION METHOD, AND PROGRAM

Document Type and Number:

WIPO Patent Application WO/2020/162140

Kind Code:

A1

Abstract:

The present invention provides a disturbance suppression apparatus capable of appropriately and easily suppressing the influence of disturbance while taking dead time into consideration. A disturbance suppression apparatus (200) has a timing prediction device (30). The timing prediction device (30) is provided with a dead time acquisition unit (30A), a disturbance start time acquisition unit (30B), and a timing prediction unit (30C). The dead time acquisition unit (30A) acquires a dead time (L) through PID tuning. The disturbance start time acquisition unit (30B) acquires disturbance start time (B) which represents a period from the time point when a start signal (SS) is inputted to the time point when a temperature (T) starts to be affected by a disturbance (D). The timing prediction unit (30C) predicts a disturbance operation amount application timing on the basis of the dead time (L) and the disturbance start time (B).

More Like This:

JP2001283544	INFORMATION RECORDING AND REPRODUCING DEVICE, MEDIUM AND INFORMATION ASSEMBLY
JP2001350503	PID CONTROLLER
JPH0746283	[Title of Invention] Control circuit

Inventors:

YAMAGUCHI SHOHEI (JP)

Application Number:

PCT/JP2020/001462

Publication Date:

August 13, 2020

Filing Date:

January 17, 2020

Export Citation:

Click for automatic bibliography generation Help

Assignee:

OMRON TATEISI ELECTRONICS CO (JP)

International Classes:

G05B11/36

Foreign References:

JPH05289701A	1993-11-05
JP2009193192A	2009-08-27
JP2000214902A	2000-08-04
JP2000227801A	2000-08-15
US20080255814A1	2008-10-16
JP2000227801A	2000-08-15
JP2005284828A	2005-10-13

Other References: