Title:
DLL CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2005/083716
Kind Code:
A1
Abstract:
A DLL circuit has a dummy delay (dummy delay circuit 200) corresponding to an internal clock delay relative to an external clock; a variable delay adding circuit including coarse (400) and fine (500) delay circuits for adjusting the delay amount by use of a delay amount adjustment signal; and a phase comparing circuit (300) that compares the phase of the internal clock with that of a delayed clock received via the variable delay circuit and dummy delay to output the delay amount adjustment signal to the variable delay adding circuit. In an initializing mode at the burst commencement, a first signal, which is set to a logic '1' for a period of the internal clock, is inputted to the variable delay adding circuit via the dummy delay, and the duration of the logic '1' of the first signal is determined by the variable delay adding circuit until the end of the period of the internal clock to establish, based on the duration, the delay amount of the coarse delay circuit, thereby performing an initial establishment of the delay amount of the variable delay adding circuit.
Inventors:
MAEDA KENGO (JP)
TANIGAWA AKIRA (JP)
NISHIYAMA MASUJI (JP)
OHORI SHOICHI (JP)
HIRANO MAKOTO (JP)
TAKASHIMA HIROSHI (JP)
MATOBA SHINJI (JP)
ASANO MASAMICHI (JP)
TANIGAWA AKIRA (JP)
NISHIYAMA MASUJI (JP)
OHORI SHOICHI (JP)
HIRANO MAKOTO (JP)
TAKASHIMA HIROSHI (JP)
MATOBA SHINJI (JP)
ASANO MASAMICHI (JP)
Application Number:
PCT/JP2005/001896
Publication Date:
September 09, 2005
Filing Date:
February 09, 2005
Export Citation:
Assignee:
SHARP KK (JP)
TOPPAN PRINTING CO LTD (JP)
MAEDA KENGO (JP)
TANIGAWA AKIRA (JP)
NISHIYAMA MASUJI (JP)
OHORI SHOICHI (JP)
HIRANO MAKOTO (JP)
TAKASHIMA HIROSHI (JP)
MATOBA SHINJI (JP)
ASANO MASAMICHI (JP)
TOPPAN PRINTING CO LTD (JP)
MAEDA KENGO (JP)
TANIGAWA AKIRA (JP)
NISHIYAMA MASUJI (JP)
OHORI SHOICHI (JP)
HIRANO MAKOTO (JP)
TAKASHIMA HIROSHI (JP)
MATOBA SHINJI (JP)
ASANO MASAMICHI (JP)
International Classes:
G11C16/02; G01F1/12; G06F1/10; G11C11/4063; G11C11/4076; G11C16/32; H03H11/26; H03K5/13; H03K5/1534; H03L7/08; H03L7/081; (IPC1-7): G11C16/32; G01F1/12; G11C11/4063; H03H11/26; H03L7/08
Foreign References:
| JP2000076852A | 2000-03-14 | |||
| JPH11273342A | 1999-10-08 | |||
| JPH04105411A | 1992-04-07 | |||
| JP2002124873A | 2002-04-26 | |||
| JP2000059210A | 2000-02-25 | |||
| JP2002230986A | 2002-08-16 | |||
| JPH1155091A | 1999-02-26 |
Attorney, Agent or Firm:
Masaki, Yoshifumi (3-6 Imabashi 4-chome, Chuo-k, Osaka-shi Osaka 42, JP)
Download PDF:
Previous Patent: CARTRIDGE AND SHUTTER MEMBER USED FOR THE CARTRIDGE
Next Patent: SCANNING PROBE MICROSCOPE
Next Patent: SCANNING PROBE MICROSCOPE