ELECTRONIC ELEMENT AND DATA PROCESSING METHOD

Title:

ELECTRONIC ELEMENT AND DATA PROCESSING METHOD

Document Type and Number:

WIPO Patent Application WO/2006/006199

Kind Code:

A1

Abstract:

An electronic element for beating back an attack of determining secret information from a power consumption without providing any circuit that performs a complementary operation to cancel a bias of the power consumption. A basic element (A100) comprises a plurality of transistors (101-112). The basic element (A100) receives, as input signals, x₁, x₂, a random number r, and a control signal en, and outputs z. The output z is obtained by performing an exclusive-OR of (x₁^r)&(x₂^r) with the random number r. After the status transitions of the input signals of x₁, x₂ and random number r are settled, the control signal en is used to output z. In this way, the signal transition rate of the output z can be uniformed, thereby beating back an attack of determining secret information from a power consumption.

More Like This:

JP2001256196	LIMITING SYSTEM FOR INTER-GENERATION DISTRIBUTION OF CONTENTS, LIMITING METHOD FOR INTER-GENERATION DISTRIBUTION OF CONTENTS AND PROGRAM PROVISION MEDIUM
JP3625356	External storage device, encryption unit device, decryption unit device, encryption system, decryption system, encryption method and decryption method
JP2022092390	AUTHENTICATION DEVICE AND DOCUMENT PROVISION SYSTEM

Inventors:

SUZUKI DAISUKE (JP)
SAEKI MINORU (JP)

Application Number:

PCT/JP2004/009633

Publication Date:

January 19, 2006

Filing Date:

July 07, 2004

Export Citation:

Click for automatic bibliography generation Help

Assignee:

MITSUBISHI ELECTRIC CORP (JP)
SUZUKI DAISUKE (JP)
SAEKI MINORU (JP)

International Classes:

G09C1/00; (IPC1-7): G09C1/00

Foreign References:

JP2002539488A	2002-11-19
JP2002366029A	2002-12-20
JP2002311826A	2002-10-25
JP2000066585A	2000-03-03
JP2002540654A	2002-11-26
JP2003526134A	2003-09-02
FR2789776A1	2000-08-18
US20040028224A1	2004-02-12
JP2002539488A	2002-11-19

Other References:

MESSERGES T.S.: "Securing the AES Finalists Against Power Analysis Attacks", FAST SOFTWARE ENCRYPTION. INTERNATIONAL WORKSHOP, vol. 1978, 1 April 2000 (2000-04-01), pages 150 - 164

Attorney, Agent or Firm:

Mizoi, Shoji (17-10 Ofuna 2-chome, Kamakura-sh, Kanagawa 56, JP)

Download PDF:

View/Download PDF PDF Help

Previous Patent: OPTICAL MODULE AND OPTICAL WAVELENGTH MULTIPLEXER/DEMULTIPLEXER

Next Patent: TELEVISION RECEIVER, CLIENT TERMINAL AND KEY MANAGEMENT SERVER