Title:
ETHERNET LINK EXTENSION METHOD AND DEVICE
Document Type and Number:
WIPO Patent Application WO/2018/161273
Kind Code:
A1
Abstract:
Ethernet link extension methods and devices provide, in one illustrative embodiment, an Ethernet link extender with physical medium attachment (PMA) circuits each having a transmitter and receiver that communicate with a respective node in a sequence of communication phases. The sequence includes at least an auto-negotiation phase and a subsequent training phase, the phases occurring simultaneously for both PMA circuits. In the auto-negotiation phase, the PMA circuits operate in a pass-through mode, rendering the extender transparent to the two nodes. In the training phase, the PMA circuits operate independently, sending training frames to their respective nodes based in part on received back-channel information and locally-determined training status information. The training phases may be prolonged if needed to provide a simultaneous transition to a frame-forwarding phase of the sequence.
Inventors:
DAI YIFEI (CN)
QIAN HAOLI (US)
TWOMBLY JEFF (US)
QIAN HAOLI (US)
TWOMBLY JEFF (US)
Application Number:
PCT/CN2017/075961
Publication Date:
September 13, 2018
Filing Date:
March 08, 2017
Export Citation:
Assignee:
CREDO TECH GROUP LTD (KY)
International Classes:
H04L45/02; H04L49/111
Foreign References:
| US20140146833A1 | 2014-05-29 | |||
| US20140086264A1 | 2014-03-27 | |||
| US20130343400A1 | 2013-12-26 | |||
| CN1941649A | 2007-04-04 |
Other References:
LAN/MAN STANDARDS COMMITTEE OF THE IEEE COMPUTER SOCIETY: "IEEE Standard for Ethernet", IEEE STD 802.3TM-2015, 3 September 2015 (2015-09-03), XP068106441
Attorney, Agent or Firm:
SHANGHAI PATENT & TRADEMARK LAW OFFICE, LLC (CN)
Download PDF:
Previous Patent: CACHE REPLACEMENT METHOD, DEVICE, AND SYSTEM
Next Patent: POLAR CODING DESIGN FOR PERFORMANCE AND LATENCY
Next Patent: POLAR CODING DESIGN FOR PERFORMANCE AND LATENCY