Title:
FIR FILTER TAP ARCHITECTURE FOR HIGHLY DENSE LAYOUT
Document Type and Number:
WIPO Patent Application WO2001058017
Kind Code:
A3
Abstract:
An area-efficient finite impulse response filter having permuted bit-order functional elements that provide substantially straight and direct interconnects with minimized length between adjacent elements. A functional element is coupled with an input data path and an output data path, at least one of which has a permuted bit-order data path exhibiting bit-order ordinal discontinuity. The permuted bit-order data path also can be a transposed permuted bit-order data path in which the placement of at least part of a data path is transposed, relative to prior art placements. The bit-order ordinal discontinuity fosters short, straight element interconnects which leads to increased spatial efficiency and improved performance.
Inventors:
HATAMIAN MEHDI (US)
Application Number:
PCT/US2001/002865
Publication Date:
February 14, 2002
Filing Date:
January 29, 2001
Export Citation:
Assignee:
BROADCOM CORP (US)
HATAMIAN MEHDI (US)
HATAMIAN MEHDI (US)
International Classes:
H03H17/06; (IPC1-7): H03H17/06
Foreign References:
| US5231589A | 1993-07-27 | |||
| EP0602798A2 | 1994-06-22 |
Other References:
See also references of EP 1258082A2
Download PDF:
Previous Patent: PROGRAMMABLE SAW FILTER
Next Patent: PHASE-LOCKED LOOP HAVING A BANK OF VCOS FOR FULLY INTEGRATED BROADBAND TUNER
Next Patent: PHASE-LOCKED LOOP HAVING A BANK OF VCOS FOR FULLY INTEGRATED BROADBAND TUNER