Title:
FRACTIONAL DIVIDER FOR MODULATED PHASE-LOCK LOOP CIRCUITS
Document Type and Number:
WIPO Patent Application WO/2020/244158
Kind Code:
A1
Abstract:
A fractional divider in modulated phase-lock loop circuits. The fractional divider can receive a base dividing value having integer and fractional components, and can also receive a data signal to modulate the dividing value. A shift value is used to selectively shift and scale the modulated dividing value to generate a shifted fractional component value. The shifted fractional component value can be added to the base integer component, and de-shifted and de-scaled to generate a corrected dividing value. A feedback signal can then be generated by sequentially dividing a frequency of a clock output signal by the corrected dividing value.
Inventors:
EMIRA AHMED (US)
HUSSIEN FAISAL (US)
HUSSIEN FAISAL (US)
Application Number:
PCT/CN2019/118687
Publication Date:
December 10, 2020
Filing Date:
November 15, 2019
Export Citation:
Assignee:
SHENZHEN GOODIX TECH CO LTD (CN)
International Classes:
H03L7/08
Foreign References:
| US20130300467A1 | 2013-11-14 | |||
| US20060290391A1 | 2006-12-28 | |||
| CN105049039A | 2015-11-11 | |||
| US8674731B1 | 2014-03-18 | |||
| CN101409555A | 2009-04-15 | |||
| US8664988B1 | 2014-03-04 |
Other References:
See also references of EP 3788718A4
Attorney, Agent or Firm:
LEADER PATENT & TRADEMARK FIRM (CN)
Download PDF:
Previous Patent: FAUCET
Next Patent: INTERFACE MESSAGE REFRESHING METHOD AND APPARATUS, COMPUTER DEVICE, AND READABLE STORAGE MEDIUM
Next Patent: INTERFACE MESSAGE REFRESHING METHOD AND APPARATUS, COMPUTER DEVICE, AND READABLE STORAGE MEDIUM