Title:
FREQUENCY SELECTIVE SURFACE
Document Type and Number:
WIPO Patent Application WO/2018/064836
Kind Code:
A1
Abstract:
Disclosed in the present invention is a frequency selective surface (FSS); the FSS is composed of a plurality of FSS units uniformly arranged; each FSS unit comprises a dielectric board, a cross-shaped metal patch, and N square ring-shaped metal patches; the cross-shaped metal patch is affixed to a first surface of the dielectric board to divide the first surface of the dielectric board into four sections of equal area, wherein each section is provided with a same number of square ring-shaped metal patches; the N square ring-shaped metal patches are affixed to the first surface of the dielectric board and are arranged neatly thereon, wherein N is a positive integer power of 4; the length of the cross-shaped metal patch is the same in both directions perpendicular to each other, wherein the length in each direction and the width of a gap between adjacent patches must meet certain conditions. The FSS disclosed by the present invention has a wider low-frequency transmission bandwidth and a high-frequency reflection bandwidth; the FSS is simple in structure, may be achieved by using traditional printed circuit board processes, and is also relatively low-cost.
Inventors:
LUO XIN (CN)
CHEN YI (CN)
LI KUN (CN)
CHEN YI (CN)
LI KUN (CN)
Application Number:
PCT/CN2016/101596
Publication Date:
April 12, 2018
Filing Date:
October 09, 2016
Export Citation:
Assignee:
HUAWEI TECH CO LTD (CN)
International Classes:
H01Q17/00
Foreign References:
| CN104638321A | 2015-05-20 | |||
| CN105006652A | 2015-10-28 | |||
| CN103151618A | 2013-06-12 |
Other References:
See also references of EP 3416242A4
Download PDF:
Previous Patent: HORN ANTENNA
Next Patent: METHOD FOR SAFE FILTRATION BETWEEN IN-CHIP IP PACKET BUFFER AREA AND IO, AND SAFE TRANSCEIVER CHIP
Next Patent: METHOD FOR SAFE FILTRATION BETWEEN IN-CHIP IP PACKET BUFFER AREA AND IO, AND SAFE TRANSCEIVER CHIP