Title:
HIGH-FREQUENCY FILTER, MULTIPLEXER, HIGH-FREQUENCY FRONT END CIRCUIT, AND COMMUNICATION DEVICE
Document Type and Number:
WIPO Patent Application WO/2019/013015
Kind Code:
A1
Abstract:
This filter (10) is provided with a serial arm circuit (S1) and a parallel arm circuit (P1). The serial arm circuit (S1) comprises a capacitor (Cs1), a switch (SWs1) connected in series with the capacitor (Cs1), and a serial arm resonator (s1) connected in parallel with the capacitor (Cs1) and the switch (SWs1). The parallel arm circuit (P1) comprises a parallel arm resonator (p1) and a switch circuit (Z1) connected in series to the parallel arm resonator (p1). The switch circuit (Z1) comprises a switch (SWp1). Each of the switches (SWs1 and SWp1) is formed from one or more transistors. The gate width of each of the one or more transistors constituting the switch (SWp1) is larger than the gate width of at least one of the one or more transistors constituting the switch (SWs1).
Inventors:
NOSAKA KOJI (JP)
Application Number:
PCT/JP2018/024735
Publication Date:
January 17, 2019
Filing Date:
June 28, 2018
Export Citation:
Assignee:
MURATA MANUFACTURING CO (JP)
International Classes:
H03H9/54; H03H9/17; H03H9/64
Domestic Patent References:
| WO2016208677A1 | 2016-12-29 |
Foreign References:
| JP2009130831A | 2009-06-11 | |||
| JP2000323961A | 2000-11-24 | |||
| JP2014502803A | 2014-02-03 | |||
| JP2008011320A | 2008-01-17 | |||
| JPH098621A | 1997-01-10 |
Attorney, Agent or Firm:
YOSHIKAWA, Shuichi et al. (JP)
Download PDF:
Previous Patent: COMFORT LEVEL DISPLAY DEVICE
Next Patent: INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND PROGRAM
Next Patent: INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND PROGRAM