Title:
IGBT CHIP HAVING COMPOSITE GATE
Document Type and Number:
WIPO Patent Application WO/2019/157820
Kind Code:
A1
Abstract:
An IGBT chip having a composite gate comprises a plurality of composite gate units. Each of the composite gate units comprises a source region (3) and a gate region. The gate region comprises a planar gate region (1) and a trench gate region (2) respectively disposed at two sides of the source region (3). A planar gate and a trench gate are compositely disposed on the same cell (16), thereby greatly improving chip density while retaining the features of low power consumption and high current density of a trench gate and the wide safe operating area of a planar gate.
More Like This:
JP2011029579 | DISPLAY DEVICE, AND METHOD FOR MANUFACTURING THE SAME |
JPWO2005101518 | Manufacturing method of semiconductor devices |
JPH1154748 | SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF |
Inventors:
LIU GUOYOU (CN)
ZHU CHUNLIN (CN)
ZHU LIHENG (CN)
ZHU CHUNLIN (CN)
ZHU LIHENG (CN)
Application Number:
PCT/CN2018/106117
Publication Date:
August 22, 2019
Filing Date:
September 18, 2018
Export Citation:
Assignee:
ZHUZHOU CRRC TIMES ELECTRIC CO LTD (CN)
International Classes:
H01L29/423; H01L29/739
Foreign References:
CN205621738U | 2016-10-05 | |||
CN105745758A | 2016-07-06 | |||
CN102945804A | 2013-02-27 | |||
US9419118B1 | 2016-08-16 | |||
CN108538910A | 2018-09-14 |
Attorney, Agent or Firm:
YUHONG INTELLECTUAL PROPERTY LAW FIRM (CN)
Download PDF:
Previous Patent: IGBT CHIP HAVING COMPOSITE GATE AND THREE-DIMENSIONAL TRENCH
Next Patent: CONNECTION MECHANISM FOR PREVENTING LOOSENING
Next Patent: CONNECTION MECHANISM FOR PREVENTING LOOSENING