Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
INTEGRATED CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2001/008214
Kind Code:
A1
Abstract:
An integrated circuit comprises a rectangular semiconductor chip, on which gate-array and storage sections are provided. The gate-array section includes a plurality of lines of I/O circuits formed at the same or predetermined intervals along one side of the semiconductor chip, and an array of standard cells is formed in the areas where no I/O circuits exist on the semiconductor chip. The storage section is arranged in areas of the gate-array section so as not to disturb the I/O circuits.

More Like This:
WO/2001/023901A RECONFIGURABLE INTEGRATED CIRCUIT WITH INTEGRATED DEBUGGING FACILITIES FOR USE IN AN EMULATION SYSTEM
WO/2001/017112INTEGRATED CIRCUIT INCLUDING DEDICATED AND PROGRAMMABLE LOGIC
JPH082023[Title of Invention] Decorator
Inventors:
SAITOU KAYOKO (JP)
YABUKI SINOBU (JP)
AIHARA YOUICHIRO (JP)
HIGETA KEIICHI (JP)
Application Number:
PCT/JP1999/004014
Publication Date:
February 01, 2001
Filing Date:
July 27, 1999
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HITACHI LTD (JP)
SAITO KAYOKO (JP)
YABUKI SINOBU (JP)
AIHARA YOUICHIRO (JP)
HIGETA KEIICHI (JP)
International Classes:
H03K19/177; (IPC1-7): H01L21/82; H01L27/04
Foreign References:
JPH0293917A1990-04-04
JPH04373169A1992-12-25
JPH0778874A1995-03-20
JPS61123154A1986-06-11
JPH0529456A1993-02-05
Attorney, Agent or Firm:
Tokuwaka, Kousei (Inokashira 5-chome Mitaka-shi Tokyo, JP)
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: REDUCED ELECTROMIGRATION AND STRESS INDUCED MIGRATION OF Cu WIRES BY SURFACE COATING

Next Patent: METHOD FOR PRODUCING A SEMICONDUCTOR MEMORY ELEMENT