INTERCONNECT MODEL COMPILER

Title:

INTERCONNECT MODEL COMPILER

Document Type and Number:

WIPO Patent Application WO2002039267

Kind Code:

A9

Abstract:

Systems and methods are described for a circuit interconnect model compiler. A method includes providing extraction data from an interconnect; reading a dataset from said extraction data from said interconnect; reducing said dataset to form a model; evaluating said model for a set of conditions to obtain a solution; and writing said solution to an application. The systems and methods provide advantages in that the speed, reliability and accuracy of the design process are improved and the affect of circuit interconnects is taken into account.

Inventors:

RATZLAF CURTIS L (US)
CROIX JOHN F (US)
JONES ROBERT (US)

Application Number:

PCT/US2001/049862

Publication Date:

July 25, 2002

Filing Date:

November 07, 2001

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SILICON METRICS (US)
RATZLAF CURTIS L (US)
CROIX JOHN F (US)
JONES ROBERT (US)

International Classes:

G06F17/50; (IPC1-7): G06F9/00

Download PDF:

View/Download PDF PDF Help

Previous Patent: METHOD AND SYSTEM FOR CONTROLLING A COMPLEMENTARY USER INTERFACE ON A DISPLAY SURFACE

Next Patent: A METHOD AND APPARATUS FOR SYNCHRONIZING A USER INTERFACE ELEMENT DISPLAYED ON A CLIENT AND A SOFTWA...