Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
INTERFACE CLOCK MANAGEMENT
Document Type and Number:
WIPO Patent Application WO/2011/056729
Kind Code:
A3
Abstract:
The timing of the synchronous interface is controlled by a clock signal driven by a controller. The clock is toggled in order to send a command to a memory device via the interface. If there are no additional commands to be sent via the interface, the controller suspends the clock signal. When the memory device is ready, the memory device drives a signal back to the controller. The timing of this signal is not dependent upon the clock signal. Receipt of this signal by the controller indicates that the memory device is ready and the clock signal should be resumed so that a status of the command can be returned via the interface, or another command issued via the interface.

More Like This:
JP6244042The method, device, and computer program products which shift to the attached device docking mode of USB Type-C
WO/2014/209315MEMORY BUS ERROR SIGNAL
WO/2014/036568SYSTEM AND METHOD FOR COMMUNICATING AND INTERACTING WITH A DISPLAY SCREEN USING A REMOTE DEVICE
Inventors:
WANG YUANLONG (US)
Application Number:
PCT/US2010/054762
Publication Date:
October 27, 2011
Filing Date:
October 29, 2010
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
RAMBUS INC (US)
WANG YUANLONG (US)
International Classes:
G06F13/14; G06F13/16; G06F13/38
Foreign References:
US20070217278A12007-09-20
US20070156995A12007-07-05
US20040043734A12004-03-04
US6678832B12004-01-13
Other References:
See also references of EP 2497028A4
Attorney, Agent or Firm:
NEUDECK, Alexander, J. (LLCc/o CPA Global,P.O. Box 5205, Minneapolis Minnesota, US)
Download PDF:
View/Download PDF      PDF Help



 
Previous Patent: METHOD FOR FORMING HOLLOW FIBERS AND BUNDLES THEREOF

Next Patent: STANDOFF RANGE SENSE THROUGH OBSTRUCTION RADAR SYSTEM