Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
ITERATIVE EQUALIZATION WITH NON-LINEAR SOFT INTERFERENCE CANCELLATION IN NON-LINEAR SATELLITE CHANNELS
Document Type and Number:
WIPO Patent Application WO/2013/187942
Kind Code:
A1
Abstract:
A method for removing distortions in a transmitted signal transmitted by a high power amplifier in a satellite communications system. The method characterizes the high power amplifier to define a series of Volterra coefficients and uses those coefficients in an equalizer in a receiver in the communications system to remove the distortions. The equalizer is a non-linear soft interference cancellation and minimum mean square error equalizer that employs three processing operations including parallel soft interference cancellation, minimum mean square error filtering and a priori log-likelihood ratio calculations.

Inventors:
LIU DANIEL N (US)
FITZ MICHAEL P (US)
Application Number:
PCT/US2013/027020
Publication Date:
December 19, 2013
Filing Date:
February 21, 2013
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NORTHROP GRUMMAN SYSTEMS CORP (US)
LIU DANIEL N (US)
FITZ MICHAEL P (US)
International Classes:
H04L25/03
Other References:
AMPELIOTIS D ET AL: "Turbo Equalization of Non-Linear Satellite Channels Using Soft Interference Cancellation", ADVANCED SATELLITE MOBILE SYSTEMS, 26 August 2008 (2008-08-26), IEEE, PISCATAWAY, NJ, USA, pages 289 - 292, XP031393769, ISBN: 978-1-4244-2160-2
CHEN Y-C ET AL: "Turbo Equalization of Nonlinear TDMA Satellite Signals", IEICE TRANSACTIONS ON COMMUNICATIONS, COMMUNICATIONS SOCIETY, vol. E92B, no. 3, 1 March 2009 (2009-03-01), TOKYO, JP, pages 992 - 997, XP001547545, ISSN: 0916-8516, DOI: 10.1587/TRANSCOM.E92.B.992
BENEDETTO S ET AL: "NONLINEAR EQUALIZATION OF DIGITAL SATELLITE CHANNELS", IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, vol. SAC-01, no. 1, 1 January 1983 (1983-01-01), IEEE SERVICE CENTER, PISCATAWAY, US, pages 57 - 62, XP001172889, ISSN: 0733-8716, DOI: 10.1109/JSAC.1983.1145885
Attorney, Agent or Firm:
MILLER, John, A. (PLC42690 Woodward Ave.,Ste. 20, Bloomfield Hills MI, US)
Download PDF:
Claims:
CLAIMS

What is Claimed is:

1 . A method for removing distortions in an actual transmitted signal transmitted by a high power amplifier, said actual transmitted signal including bits, said method comprising:

providing a model of the high power amplifier that generates a reproduced transmitted signal of the actual transmitted signal;

defining a series of Volterra coefficients from the reproduced transmitted signal using a Volterra model;

receiving the actual transmitted signal in a receiver; and processing the actual transmitted signal in an equalizer in the receiver to generate a digital signal including the bits, wherein processing the actual transmitted signal in the equalizer includes providing parallel soft interference cancellation of the actual transmitted signal that cancels both linear and non-linear interference for each symbol of interest in the actual transmitted signal, filtering the actual transmitted signal after the interference cancellation using a minimum mean square error filter that employs the Volterra coefficients to provide equalizer coefficients, and using the equalizer coefficients to generate a new extrinsic log-likelihood ratio (LLR) of the bits in the actual transmitted signal.

2. The method according to claim 1 wherein processing the actual transmitted signal in an equalizer includes providing the new extrinsic LLR of the bits to an outer channel decoder that decodes the bits.

3. The method according to claim 2 wherein the outer channel decoder provides an a priori LLR of the bits as a feedback signal to the equalizer.

4. The method according to claim 3 wherein providing parallel soft interference cancellation of the actual transmitted signal includes using the a priori LLR of the bits and a symbol mean to subtract the interference.

5. The method according to claim 2 wherein using the equalizer coefficients to generate a new extrinsic LLR of the bits includes generating an a posteriori LLR of the bits using the equalizer coefficients and subtracting the a priori LLR of the bits from the a posteriori LLR of the bits to generate the new extrinsic LLR of the bits.

6. The method according to claim 1 wherein filtering the actual transmitted signal after signal cancellation in the equalizer includes solving an optimization problem that identifies a series of filter taps.

7. The method according to claim 1 wherein using the equalizer coefficients to generate the new extrinsic LLR includes employing a Gaussian approximation of inter-symbol interference plus noise.

8. The method according to claim 1 wherein the high power amplifier is a traveling-wave tube amplifier or a solid-state power amplifier.

9. The method according to claim 1 wherein the actual transmitted signal is a satellite signal.

10. A method for removing distortions from a transmitted signal received by a receiver using an equalizer in the receiver, said transmitted signal including bits, said method comprising:

receiving an a priori log-likelihood ratio (LLR) of the bits in the equalizer; providing parallel soft interference cancellation of the transmitted signal that cancels both linear and non-linear interference for each symbol of interest in the transmitted signal using the a priori LLR of the bits;

filtering the transmitted signal after the soft interference cancellation using a minimum mean square error filter that employs a series of Volterra coefficients provided by a Volterra model to generate equalizer coefficients;

generating an a posteriori LLR of the bits in the transmitted signal using the equalizer coefficients; and

subtracting the a priori LLR of the bits from the a posteriori LLR of the bits to generate a new extrinsic LLR of the bits.

1 1 . The method according to claim 10 wherein providing parallel soft interference cancellation of the transmitted signal includes using the a priori LLR of the bits and a symbol mean to subtract the interference.

12. The method according to claim 10 wherein filtering the transmitted signal after soft interference cancellation in the equalizer includes solving an optimization problem that identifies a series of filter taps.

13. The method according to claim 10 wherein using the equalizer coefficients to generate an a priori LLR includes employing a Gaussian approximation of inter-symbol interference plus noise.

14. The method according to claim 10 wherein receiving an a priori LLR of the bits in the equalizer includes receiving the a priori LLR of the bits from an outer channel decoder.

15. The method according to claim 10 wherein the transmitted signal is transmitted from a traveling-wave tube amplifier or a solid-state power amplifier.

16. The method according to claim 10 wherein the transmitted signal is a satellite signal.

17. A receiver receiving a transmitted signal from a high power amplifier, said transmitted signal including bits, said receiver comprising:

an outer channel decoder decoding the bits in the transmitted signal and providing an a priori log-likelihood ratio (LLR) of the bits; and

an equalizer receiving the transmitted signal, said equalizer including a parallel soft interference cancellation processor that cancels both linear and non-linear interference for each symbol of interest in the transmitted signal using the a priori LLR of the bits, said equalizer further including a minimum mean square error filter that receives the transmitted signal from the interference cancellation processor and filters the transmitted signal using Volterra coefficients to provide equalizer coefficients, said equalizer further including an LLR processor that generates an a posteriori LLR of the bits in the transmitted signal using the equalizer coefficients and generates an extrinsic LLR of the bits by subtracting the a priori LLR of the bits from the a posteriori LLR of the bits.

18. The receiver according to claim 17 wherein the parallel soft interference cancellation processor uses the a priori LLR of the bits and a symbol mean to subtract the interference.

19. The receiver according to claim 17 wherein the minimum mean square error filter solves an optimization problem that identifies a series of filter taps.

20. The receiver according to claim 17 wherein the LLR processor employs a Gaussian approximation of inter-symbol interference plus noise to generate the a priori LLR.

AMENDED CLAIMS

received by the International Bureau on 18 July 2013 (18.07.2013).

What is Claimed is:

1. A method for removing distortions in an actual transmitted signal transmitted by a high power amplifier, said actual transmitted signal including bits, said method comprising:

providing a model of the high power amplifier that generates a reproduced transmitted signal of the actual transmitted signal;

defining a series of Volterra coefficients from the reproduced transmitted signal using a Volterra model;

receiving the actual transmitted signal in a receiver; and processing the actual transmitted signal in an equalizer in the receiver to generate a digital signal including the bits, wherein processing the actual transmitted signal in the equalizer includes providing parallel soft interference cancellation of the actual transmitted signal that cancels both linear and non-linear interference for each symbol of interest in the actual transmitted signal, filtering the actual transmitted signal after the interference cancellation using a single minimum mean square error filter that employs a fewer number of coefficients than all of the coefficients in the series of Volterra coefficients to provide equalizer coefficients, and using the equalizer coefficients to generate a new extrinsic log-likelihood ratio (LLR) of the bits in the actual transmitted signal in a process that considers contributions from both linear and non-linear interference terms.

2. The method according to claim 1 wherein processing the actual transmitted signal in an equalizer includes providing the new extrinsic LLR of the bits to an outer channel decoder that decodes the bits.

3. The method according to claim 2 wherein the outer channel decoder provides an a priori LLR of the bits as a feedback signal to the equalizer.

4. The method according to claim 3 wherein providing parallel soft interference cancellation of the actual transmitted signal includes using the a priori LLR of the bits and a symbol mean to subtract the interference.

5. The method according to claim 2 wherein using the equalizer coefficients to generate a new extrinsic LLR of the bits includes generating an a posteriori LLR of the bits using the equalizer coefficients and subtracting the a priori LLR of the bits from the a posteriori LLR of the bits to generate the new extrinsic LLR of the bits.

6. The method according to claim 1 wherein filtering the actual transmitted signal after signal cancellation in the equalizer includes solving an optimization problem that identifies a series of filter taps.

7. The method according to claim 1 wherein using the equalizer coefficients to generate the new extrinsic LLR Includes employing a Gaussian approximation of inter-symbol interference plus noise.

8. The method according to claim 1 wherein the high power amplifier is a traveling-wave tube amplifier or a solid-state power amplifier.

9. The method according to claim 1 wherein the actual transmitted signal is a satellite signal.

10. A method for removing distortions from a transmitted signal received by a receiver using an equalizer in the receiver, said transmitted signal including bits, said method comprising:

receiving an a priori log-likelihood ratio (LLR) of the bits in the equalizer; providing parallel soft interference cancellation of the transmitted signal that cancels both linear and non-linear interference for each symbol of interest in the transmitted signal using the a priori LLR of the bits;

filtering the transmitted signal after the soft interference cancellation using a single minimum mean square error filter that employs a series of Volterra coefficients provided by a Volterra model to generate equalizer coefficients;

generating an a posteriori LLR of the bits in the transmitted signal using the equalizer coefficients; and

subtracting the a priori LLR of the bits from the a posteriori LLR of the bits to generate a new extrinsic LLR of the bits in a process that considers contributions from both linear and non-linear interference terms.

11. The method according to claim 10 wherein providing parallel soft interference cancellation of the transmitted signal includes using the a priori LLR of the bits and a symbol mean to subtract the interference.

12. The method according to claim 10 wherein filtering the transmitted signal after soft interference cancellation in the equalizer includes solving an optimization problem that identifies a series of filter taps.

13. The method according to claim 10 wherein using the equalizer coefficients to generate an a priori LLR includes employing a Gaussian approximation of inter-symbol interference plus noise.

1 . The method according to claim 10 wherein receiving an a priori LLR of the bits in the equalizer includes receiving the a priori LLR of the bits from an outer channel decoder.

15. The method according to claim 10 wherein the transmitted signal is transmitted from a traveling-wave tube amplifier or a solid-state power amplifier.

16. The method according to claim 10 wherein the transmitted signal is a satellite signal.

17. A receiver receiving a transmitted signal from a high power amplifier, said transmitted signal including bits, said receiver comprising:

an outer channel decoder decoding the bits in the transmitted signal and providing an a priori log-likelihood ratio (LLR) of the bits; and

an equalizer receiving the transmitted signal, said equalizer including a parallel soft interference cancellation processor that cancels both linear and non-linear interference for each symbol of interest in the transmitted signal using the a priori LLR of the bits, said equalizer further including a single minimum mean square error filter that receives the transmitted signal from the interference cancellation processor and filters the transmitted signal using Volterra coefficients to provide equalizer coefficients, said equalizer further including an LLR processor that generates an a posteriori LLR of the bits in the transmitted signal using the equalizer coefficients and generates an extrinsic LLR of the bits by subtracting the a priori LLR of the bits from the a posteriori LLR of the bits in a process that considers contributions from both linear and non-linear interference terms.

18. The receiver according to claim 17 wherein the parallel soft interference cancellation processor uses the a priori LLR of the bits and a symbol mean to subtract the interference.

19. The receiver according to claim 17 wherein the minimum mean square error filter solves an optimization problem that identifies a series of filter taps.

20. The receiver according to claim 17 wherein the LLR processor employs a Gaussian approximation of inter-symbol interference plus noise to generate the a priori LLR.

Description:
ITERATIVE EQUALIZATION WITH NON-LINEAR SOFT INTERFERENCE CANCELLATION IN NON-LINEAR SATELLITE CHANNELS

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of the filing date of provisional application Serial No. 61/659,202 titled, Iterative Equalization with Non-Linear Soft Interference Cancellation in Non-Linear Satellite Channels, filed June 13, 2012.

BACKGROUND

Field

[0002] This invention relates generally to a satellite communications system employing iterative equalization to improve system performance and, more particularly, to a satellite communications system that employs iterative equalization to improve system performance in a system receiver by employing a small number of Volterra series coefficients in a non-linear soft interference cancellation (SIC) and minimum mean square error (MMSE) equalizer.

Discussion of the Art

[0003] Satellite communications is seeing a growing demand for greater throughput and transponders with more DC power efficiency. To provide greater spectral efficiency, satellite communications systems often employ modern coding and modulation, best exemplified by the DVB-S2 standard. To meet the radiated power demands necessary for the signal transmission distances, satellite communications systems employ high power amplifiers (HPAs), such as traveling- wave tube amplifiers (TWTAs) and solid-state power amplifiers (SSPA). To provide high throughput and increased efficiency, these HPAs often operate at or near their saturation level, which often results in severe non-linear distortions of the transmitted signal that has a reverse effect on the throughput and performance of the communications channel. Thus, a satellite communications channel provides significantly different design challenges from traditional terrestrial channels due to its dominant non-linear behavior. [0004] It has been shown in the satellite communications art that by applying the concept of "Turbo Processing," a practical decoding strategy in the system receiver can perform iterative processing between a soft-input/soft-output (SISO) equalizer and an outer channel decoder. For example, a maximum- likelihood sequence detection (MLSD) receiver has been proposed that models a non-linear satellite channel as a finite-state machine (FSM), where the complexity of the model grows exponentially with data throughput. Approximate MLSD receiver structures have been investigated in the art, but the receiver complexity is still 0(2 McL ), where M c denotes the number of bits per coded symbol and L is the length of the channel memory.

[0005] Volterra series decomposition is a known mathematical model for modeling non-linear behavior and provides an efficient and analytically tractable way to represent a non-linear satellite communications channel. Generally, a Volterra series is an infinite polynomial description of a signal. Practical non-linear equalization utilizing a Volterra series representation has been investigated in the satellite communications art, where the non-linear equalizer is constructed in a noiseless environment and in an uncoded situation. Despite showing improvement by non-linearly combining channel observations according to dominant Volterra series coefficients, the non-linear equalizers employing Volterra coefficients proposed in the art suffer significant performance degradation due to noise enhancement in the low signal-to-noise ratio (SNR) regime.

[0006] Other practical equalizer/detector structures have been proposed in the satellite communications art to correct non-linear distortions in satellite communications signals including a symbol-by-symbol non-linear de- mapper that models the non-linear satellite communications channel into an effective non-linear inter-symbol interference (ISI) channel. Because this approach is limited by the model accuracy, it suffers extra performance degradation with a strong non-linearity.

[0007] Another equalizer has been proposed in the satellite communications art to correct non-linear distortions in satellite communications signals that includes a set of parallel interference cancellation filters for each term in the Volterra series. However, this approach is computationally inefficient both due to the interference cancelling structure and because it uses all the terms in the Volterra series model.

[0008] A non-linear complexity SISO detector/equalizer has also been proposed in the satellite communications art to correct non-linear distortions in satellite communications signals based on a heuristic reduced 3 rd order Volterra series model, where the reduction of the Volterra series model is independent of the actual non-linear device. This characteristic is undesirable as the terms that most impact performance in the Volterra model are device dependent.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] Figure 1 is a block diagram of a satellite communications system;

[0010] Figure 2 is a block diagram of a system identification architecture for identifying system characteristics in a non-linear satellite communications channel; and

[0011] Figure 3 is a block diagram of the equalizer shown in the satellite communications system of figure 1.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0012] The following discussion of the embodiments of the invention directed to an SIC-MMSE equalizer for correcting non-linear distortions in satellite communications signals is merely exemplary in nature, and is in no way intended to limit the invention or its applications or uses. For example, as discussed herein, the invention has particular application for correcting non-linear distortions in satellite signals transmitted using high power amplifiers. However, as will be appreciated by those skilled in the art, the invention will have application for any type of communications signal that includes non-linear distortions, including signals transmitted using high power amplifiers that are not satellite communications signals. [0013] The present invention proposes a low complexity iterative SIC- MMSE equalizer in a receiver for correcting non-linear distortions in satellite communications signals that employs a small number of dominate terms in a Volterra series representation of the signal. Since the focus is on bandwidth efficient modulation (BEM), algorithms that can accommodate constellations having multiple amplitudes have been addressed. The key idea captured by the algorithm is that only a few symbols cause significant interference, which allows the complexity of soft cancellation and equalization to remain small. Good bit error performance can then be achieved by iteration between the equalizer and the decoder.

[0014] The present invention can be used in connection with a single-input, single-output point-to-point coded communications system over a non-linear satellite channel such as satellite communications system 10 shown in figure 1. The satellite communications system 10 includes a transmitter 12 and a receiver 14, where the transmitter 12 and the receiver 14 can be either on the satellite or on a ground station. The transmitter 12 includes an encoder 16 that receives a digital signal b having bits to be transmitted, where the encoder 16 encodes the signal b depending on the particular architecture being employed and generates a coded bit sequence signal c = [c ... c KMc ] . The coded signal c from the encoder 16 is sent to an interleaver 18 that redistributes the sequence of bits in the coded bit sequence signal c to increase the performance of the transmitter 12 by reducing the chance that bursty errors do not corrupt a group of bits that would exceed the systems error correction coding capability.

[0015] The interleaved signal from the interleaver 18 is then sent to a mapper 20 that translates the interleaved bits into a series of symbols as an Euclidean distance in a manner well understood by those skilled in the art. For example, the mapper 20 may employ quadrature phase shift keying (QPSK) that provides in-phase and quadrature-phase bits for each symbol that is transmitted.

In this example, the coded bit sequence signal c = [c ... c KMc ] is mapped into a block of K coded symbols x that generates a set of K-coded information symbols x = [x(l) ... x(K)] T that are provided to a pulse-shaping filter (PSF) 22. It is assumed that the symbols are equally likely chosen from a complex constellation X with cardinality |X| = 2 c and that have an average symbol energy E x ≡ E \x(k) \ 2 . The output signal from the PSF 22 is a time domain waveform x(t) given by: where g(-) represents the impulse response of the PSF 22 and T is the symbol duration.

[0016] The output signal x(t) from the PSF 22 is sent to an HPA 24 on the transmitter 12 for transmission. The HPA 24 includes a pre-amplifier filter 26 that filters the signal x(t) and provides the filtered signal to a memoryless non-linearity amplifier 28 for amplification. The amplified signal is then filtered by a post-amplifier filter 30 before it is transmitted by the transmitter 12 from the satellite or the ground station as a discrete-input/discrete-output symbol sequence signal y(n).

[0017] The receiver 14 receives the symbol sequence signal y(n) from the HPA 24 at the ground station, or otherwise, which can be described as:

nv+1†...xn—n2v—l†+zn=nlhnllxn—nl +nln2n3hnln2n33xn—nlxn—n2xn—n3

†+...+zn, (2)

where h^ ~ ^ v _ i are Volterra series coefficients and z(n is additive white Gaussian noise (AWGN). The AWGN is added to the received signal y(n) at a summation junction 34 to provide modeling for thermal background noise. [0018] Equation (2) shows that the received signal y(n) depends both on the channel response and the input symbols. The Volterra coefficients tini ' nzv-! ' which depend on the channel model, provide the relative weighting given to the non-linear combinations of the input symbols in the overall channel response. Due to the band limited nature of the satellite communications channel, only odd-order Volterra coefficients are required. Moreover, equation (2) represents a generic Volterra series model, and as such, it is proposed to adaptively reduce the model based on the specific characteristics of the HPA 24.

[0019] As will be discussed in detail below, the present invention models the HPA 24 as a bandpass non-linearity in the receiver 14. The signal y(t) is provided to a receiver front-end 36 where the analog signal y(t) is down- converted, the carrier signal is removed and the signal is converted to a digital signal y in a manner that is well understood by those skilled in the art. The digital signal y from the receiver front-end 36 is provided to an inner SIC-MMSE equalizer 38 operating as a type of SISO equalizer that removes non-linear distortions from the signal y as will be discussed in detail below. The equalizer 38 calculates an a posteriori log-likelihood ratio (LLR) o for each bit, separates a priori LLR information LA fed back from an outer channel decoder 42 and provides extrinsic LLR information LE to an inverse interleaver 40 that removes the bit interleaving provided by the interleaver 18 in the transmitter 12. The inverse interleaver 40 provides a deinterleaved signal π _1 (½) to the outer channel decoder 42 that generates a decoded digital signal b. The outer channel decoder 42 provides the a priori LLR L A to an interleaver 44 that provides the same interleaving as the interleaver 18 to provide an interleaved signal n(L A ) to the equalizer 38 for feedback purposes. Thus, the equalizer 38 subtracts the a priori LLR L A that is known by the decoder 42 from the a posteriori LLR L D to generate the LLR L E that is unknown by the decoder 42.

[0020] Approaching maximum-likelihood (ML) performance with reasonable complexity relies on iterative processing between equalization and decoding. Analogous to a turbo decoder, the inner equalizer 38 and the outer channel decoder 42 can be regarded as two elementary "decoders" in a serial concatenated architecture. The equalizer 38 uses the channel observation signal y and the a priori LLR L A (c ) to compute the extrinsic information LLR L E (c ) for each of the KM C bits per received signal y. With q = +1 representing a binary one and q = -1 representing a binary zero, the LLR L A (c ) from the outer channel decoder 42 is defined as: where 1 = 1, .... , KM C .

[0021] The a posteriori LLR L D (q|y) for bit q, conditioned on the received signal y, is similarly defined as: where P[q = +1] is the a posteriori probability (APP) of the bit q.

[0022] The "new" a priori extrinsic information LLR L E learned at the equalizer 38 can easily be separated from the a posteriori LLR L (q) by subtracting the a priori LLR L A (c ) as:

L £ (q) = L D (q|y) - L A (c ). (5) [0023] The extrinsic information LLR L £ (q) is then fed into the outer channel decoder 42 as a priori information on the coded bit q.

[0024] The structure of equation (2) details an infinite Volterra series. This invention uses a third-order Volterra series model v = 2) to provide the equalization. Depending on the channel memory length N, the number of total coefficients including both linear and non-linear terms can be up to N + N 3 terms. The Volterra series model that will be used in the equalizer 38 needs to be identified. Thus, the characteristics of the HPA 24 need to be determined and the set of Volterra coefficients need to be defined for those characteristics before the equalizer 38 is built.

[0025] Figure 2 is a block diagram of a system identification architecture 50 for a non-linear satellite communications channel that shows how the set of Volterra coefficients can be determined by defining the non-linear characteristics of the HPA 24. The architecture 50 includes a data source 52 that provides the symbol signal x to a PSF 54, representing the PSF 22, which provides the analog time domain signal x(t) discussed above to an HPA 56 including a pre-amplifier filter 58, a non-linearity filter 60 and post-amplifier filter 62. The amplified signal is provided to a matched filter 64 that reproduces the transmission path of the signal and that generates the representative transmitted signal y(n) in the receiver 14, as discussed above. The symbol signal x from the data source 52 is also provided to a Volterra model 66 that uses estimated Volterra series coefficients to determine an estimated signal y(n). The estimated signal y(ri) is subtracted from the received signal y(n) at a summing junction 68 and an error e(n) therebetween is provided to an adaptive algorithm 70 that adjusts the Volterra coefficients in the Volterra model 66. The adjusted Volterra coefficients provide a correction to the estimated signal y(ri) that should be closer to the received signal y(n) that will cause the error e(n) to be reduced. Once the adaptive algorithm modifies the Volterra coefficients so that the estimated signal y(n) is about the same as the received signal y(n) and the error e(n) is minimized, then those Volterra coefficients are provided in the equalizer 38 when it is built.

[0026] The number of surviving non-linear Volterra series coefficients depends both on the modulation format and the desired system identification error tolerance. The constant envelop modulation formats, such as M-ary PSK and MSK, reduce some non-linear terms to linear ones, for example, since x(n)x(n = \x(n) \ 2 is a constant that is independent of the actual data symbol. The architecture 50 can characterize the relative error produced by each Volterra series term.

[0027] It is possible to reduce the model complexity even further by comparing the RMS error produced in the Volterra modeling for each term of the series to a threshold. Terms are included in the adaptive algorithm 70 only if the error exceeds the threshold. The number of terms that results from such a pruning would be variable and would depend on the modulation and the HPA model. Since the number of terms selected out of the N + N 3 terms of the Volterra series is determined by the threshold value there exists a direct trade-off between complexity of the model and modeling error.

[0028] For a typical TWTA model, the Volterra coefficient identification and model reduction can be performed. For a threshold value of 5 x l(T 3 : y(n) =∑¾ tf (n - i ) + h 3 \x n - 3) |½(n - 1) + h 2 \x n - 2)|½(n - 2+h2233xn—22xn—3†+h2323xn—22xn—3+h2333xn—32xn— 2+h3323xn—32xn —2†+h3333xn—32xn—3+wn, (6)

which best represents a TWTA operated near saturation, where represents the linear channel Volterra coefficients and h^ n n represents the third-order non-linear Volterra coefficients, which are shown in Table / below.

Table /

Linear Part

= 0.0074 - 0.0046; = 0.1603 - 0.0634;

h[ 1} = -0.0429 + 0.0151/ = 0.3445 - 01226; 3 rd order Nonlinearities

h "1 {3 3 ) 3 = -0.0066 - 0.0006; "233 -0.0237 + 0.0008;

"222 0.0148-0.0019; "332 -0.0087 + 0.0006;

h u 2 {3 23 - -0.0066 + 0.0010; "333 -0.0108 + 0.0010;

"232 -0.0177 + 0.0016;

[0029] By collecting the channel observation signal y(n) into y as y = \y(n),y(n - l ,---,y(n - L + 1)] T , equation (6) can be rewritten in a more compact form as: y = H∞x 0 +∑ 7 i=1 H x t +z, (7) where x 0 = [x(n),x(n - 1),···,% η— N— L + 2)] T represents the information symbol sequence in linear form, H^e c i (w+i_1) is the traditional convolution matrix with Toeplitz structure, H^e C LxN Vi = 1 ··· 7 represents the non-linear Volterra convolution matrices, and x t e c Nxl collects the corresponding non-linear terms in vector form. More specifically: x 1 = [\x(n - 3)\ 2 x(n - 1),-, \x(n - N - 2)\ 2 x(n - N)] T , (8) x 2 = [\x(n - l)\ x n - 2),-, \x(n - N - l)\ 2 x(n - N - 1)] T , (9) x 3 = [x(n - 2 ~ ) 2 x(n - 3),-,#(n— N— l) 2 x(n - N - 2)] T , (10) 4 = [\ x n - 2)\ 2 x(n - 3),-, n - N - l)\ 2 x(n - N - 2)] T , (11) x 5 = [\x(n - 3)\ 2 x(n - 2),-, \x(n - N - 2)\ 2 x(n - N - 2)] T , (12) x 6 = [x(n - 3) 2 x(n - 2),-, x n - N - 2) 2 x(n - N - 2)] T , (13) x 7 = [\ x n - 3) \ 2 x(n - 3),-, \x(n - N - 2) \ 2 x(n - N - 2)] T . (14)

[0030] The value {m e C L x 1 is denoted as the m th column of linear channel matrix where m = ,···, Ν + L - 2. Likewise, H^(J)e C L x l denotes the th column of the non-linear Volterra coefficient matrices with j = 0,···, Ν - 1. Since BEM is the subject of interest, there is a limited ability to simplify the computation of the non-linear terms because the modulations have multiple amplitudes. Also, since turbo equalization is being examined, the feedback from the decoder 42 can be used to reduce the model complexity. For example, if it becomes highly likely that the symbol x(n - 2) lies on the same ring in a multi-ring constellation as suggested, then the term \x(n - 2) \ 2 can be considered as a constant.

[0031] The SIC-MMSE equalizer 38 employs three stages of signal processing to generate the LLR L D in the manner discussed above, namely, parallel soft interference cancellation, MMSE filtering and LLR computation. Figure 3 is a block diagram of the equalizer 38 and includes a non-linear parallel soft interference cancellation (SIC) processor 80, an MMSE linear filter 82 and an LLR computation processor 84.

[0032] The processor 80 cancels both linear and non-linear interference for each symbol of interest in the signal y(n) using a priori symbol information feedback from the error control decoder 42. Let x(n - m) be the symbol for which the equalizer 38 is computing the LLRs to update the decoder 42. The cancellation processor 80 subtracts the interference from equation (7) by: y = y h (j ¾(/ , (15) where x(n - k) is the symbol mean calculated from a priori information, ^(y) represents the th element in the i h non-linear symbol mean vector x t , and A t is a set of indices that indicate which terms x t are a function of x(n - m).

[0033] Equation (15) implies that the processing to produce the signal y is an attempt to cancel all of the interference terms that are not a function of x(n - m). The symbol mean x(n - k) can be computed as: x(n— k =∑ χεχ χΡ[χ(η — k = x], (16) where P[x(n - k) = x] is the a priori symbol probability computed using a priori information feedback from the outer channel decoder 42.

[0034] In general, the non-linear symbol mean vector x t can be constructed accordingly. For the example where ί = 2 and m = 3, A 2 = [1] and:

¾ = - N-lPxn-N-l=xT. (17)

[0035] Simply put, A 2 = [1] indicates that x 2 (J = 1) = \x(n - 32xn-3 \s a useful non-linear symbol term that contributes to the detection of the symbol of interest x(n - 3). Realizing the fact that non-linear terms like \x(n - 22 can be considered a constant, the SIC processor 80 further simplifies the computation of the vector x 2 as: x 2 = [|^(n - 2)| 2 ^(n - 2), 0,-J^(n - N - l)| 2 ^(n - N - l)] T , (18) where equation (18) can significantly reduce the complexity by reusing the mean computed for the linear terms in equation (16).

[0036] It is helpful to further define H 0 (1) (m)e C^ OV+L-D AS: H^' im = |h^(0),-, h^(m),-, h^(.V + L - 2) |. (19)

[0037] The linear filter 82 then filters the signal y having the linear and non-linear interference removed in an optimal manner using a minimum mean square error (MMSE) filter. Given the observation model in equations (7) and (15), the MMSE linear filter 82 can be succinctly described in the optimization problem of equation (20). By solving the optimization problem of equation (20), a set of coefficients are defined, as discussed in detail below, that provide a series of filter taps that are used to filter the signal y. minimize E \x(n - ra) - x n— m) \ 2

subject to x(n - m) = w^y. (20)

[0038] The optimal MMSE equalizer coefficient w m is calculated by solving equation (20) and is given by:

i=17b=17Ni3Ai,b3Nb3†-lh01m+i=17JecAlhi3J, (21 )

where the linear covariance matrix A w (m) is: and a , k = 0,1,— , N + L - 2 with k≠ m is the transmit symbol variance and generally can be computed as: oik - x n - k) \ 2 P[x(n - k) = x] . (23) [0039] Moreover, the linear-non-linear cross covariance matrix 4(1.3) e c Qv +L -i) xW can be com p U ted as: X' 3) = E[(x 0 - x 0 Xx t - ,) ] Vi = 1,- ,7, (24) where x 0 collects the "estimated" symbol mean excluding the m th symbol of interest as: x 0 = [x(nl- ,0,-,x(n - N - L + 2)], (25) and x t collects the "interfering" non-linear symbol term except the terms denoted by « Z..

[0040] It is straightforward to show that _4- 1,3) ≡ -4- 1,3)† by definition. Likewise, the non-linear covariance matrix A^e C NxN can be computed as:

A% = E xt - Xt x. - x^] Vi, b = 1,- ,7. (26)

Computation of equation (26) is simplified in a similar manner as that shown in equation (16).

[0041] The LLR processor 84 computes the coded a posteriori bit

LLRs from the output of the MMSE linear filter 82 to provide the LLR L D .

Calculating the a posteriori LLR from the output of a non-linear SIC equalizer of x(n - m) = w^y relies on the Gaussian approximation of the residual ISI-plus noise. Thus, the output of the SIC-MMSE equalizer 38 can be written as: w^ h∞(rn)x(n - m) +∑J =1 jeAi i[ 3) (/)*. (/)) +

μ- m xin - m + z m , (27) where:

and z m is considered a resi onlinear Volterra coefficient scaled by some constant.

[0042] The processor 84 approximates the output as having a complex Gaussian distribution given x(n - m), specifically: where x e X and the conditional variance is given by:

[0043] The a posteriori LLR L D (q|;£(n - m)) is computed for each symbol estimate by: where X +1 is the set of 2 c constellation symbols x, and where the I th bit is +1. [0044] Using the feedback signal LA from the decoder 42, the processor 84 calculates the extrinsic information L E (c ) for each bit as:

L £ (q) = L D (q | (n - m)) - L A c ). (32)

[0045] A detailed computer simulation has been performed to show the performance of the proposed non-linear SIC-MMSE equalizer 38 in a practical satellite communications system. Most of the physical layer parameters, such as modulation formats, code block length, code type and framing structure, were in accordance with the ETSI DVB-S2 standard. Perfect timing and synchronization, no clock/carrier frequency offset and a standard full message passing LDPC decoder were assumed.

[0046] A 16APSK constellation with ring ratio of 2.85 was assumed.

In particular, a Rate-3/4 outer LDPC code with overall spectral efficiency of 2.99 bits per channel use was used. Unlike previously reported results in the literature, multi-ring APSK structure fundamentally dictates the form and number of surviving non-linear Volterra coefficients as discussed above. Being able to take full advantage of the turbo equalization structure and a priori LLR information fed back from the outer channel decoder 42, the non-linear SIC MMSE equalizer 38 effectively transforms the potential non-linear "interfering" terms into a useful detection signal.

[0047] As discussed above, a high performing and computational efficient non-linear satellite communication system is proposed. By taking advantage of a turbo equalization structure and a priori information feedback from an outer channel decoder, the non-linear SIC-MMSE equalizer 38 achieves a better performance compared to its linear counterpart while simultaneously being much more computational efficient.

[0048] As will be well understood by those skilled in the art, the several and various steps and processes discussed herein to describe the invention may be referring to operations performed by a computer, a processor or other electronic calculating device that manipulate and/or transform data using electrical phenomenon. Those computers and electronic devices may employ various volatile and/or non-volatile memories including non-transitory computer- readable medium with an executable program stored thereon including various code or executable instructions able to be performed by the computer or processor, where the memory and/or computer-readable medium may include all forms and types of memory and other computer-readable media.

[0049] The foregoing discussion disclosed and describes merely exemplary embodiments of the present invention. One skilled in the art will readily recognize from such discussion and from the accompanying drawings and claims that various changes, modifications and variations can be made therein without departing from the spirit and scope of the invention as defined in the following claims.