Title:
LOOP FILTER USED IN PLL, AND PLL
Document Type and Number:
WIPO Patent Application WO/2023/218656
Kind Code:
A1
Abstract:
A loop filter 4 is provided with: an input terminal P1 and output terminal P2 connected to one another via a first node N1; a filter unit 41; and a low-pass filter 40 provided between a second power source terminal and a third power source terminal. A section of a first resistance element and first capacitive element constituting the filter unit 41 is provided between the first node N1 and a first power source terminal, via a switch unit 44. Turning the switch unit 44 on/off renders the resistance value and/or capacitance value of the filter unit variable. The switch unit 44 is configured by using a transistor. At least one back gate of the transistor is connected to a power source node.
Inventors:
TOSHIKAWA TAKU (JP)
IKOMA HEIJI (JP)
YANAGISAWA NAOSHI (JP)
IKOMA HEIJI (JP)
YANAGISAWA NAOSHI (JP)
Application Number:
PCT/JP2022/020255
Publication Date:
November 16, 2023
Filing Date:
May 13, 2022
Export Citation:
Assignee:
SOCIONEXT INC (JP)
International Classes:
H03L7/107
Domestic Patent References:
WO2014031787A1 | 2014-02-27 |
Foreign References:
JP2008219799A | 2008-09-18 | |||
JPH09307437A | 1997-11-28 | |||
US6127880A | 2000-10-03 |
Attorney, Agent or Firm:
MAEDA & PARTNERS (JP)
Download PDF:
Previous Patent: VIDEO MANAGEMENT DEVICE AND COMPUTER-READABLE STORAGE MEDIUM
Next Patent: TERMINAL, RADIO COMMUNICATION METHOD, AND BASE STATION
Next Patent: TERMINAL, RADIO COMMUNICATION METHOD, AND BASE STATION