MAINBOARD FOR SECURITY VALIDATION, SECURITY VALIDATION METHOD AND APPARATUS, AND MEDIUM

WIPO Patent Application WO/2024/032388

A1

Disclosed in the present description are a mainboard for security validation, a security validation method and apparatus, and a medium. A verification unit connected to a channel management unit and the channel management unit connected to devices to be verified are provided. After an electronic device is powered on, the verification unit is controlled to send a verification instruction for the devices to be verified to the channel management unit; the channel management unit obtains, according to the received verification instruction, configuration information of the devices to be verified, and returns the configuration information to the verification unit; and the verification unit verifies the received configuration information according to stored verification information. After the verification succeeds, the electronic device is controlled to be started. The channel management unit sends the configuration information of the devices to be verified to the verification unit for verification, such that the security validation, during starting of the electronic device, of a device to be verified provided in the electronic device and/or a device to be verified externally connected to the electronic device is realized, thereby ensuring the information security.

AN WEI (CN)

PCT/CN2023/109845

February 15, 2024

July 28, 2023

Click for automatic bibliography generation  

ALIPAY HANGZHOU INF TECH CO LTD (CN)

G06F21/51; G06F21/31; G06F21/60

CN115391769A	2022-11-25
CN102270167A	2011-12-07
CN105959249A	2016-09-21
US20130132730A1	2013-05-23

BEIJING BESTIPR INTELLECTUAL PROPERTY LAW CORPORATION (CN)

View/Download PDF      PDF Help

Previous Patent: CODEBOOK PARAMETER TRANSMISSION METHOD AND APPARATUS, AND STORAGE MEDIUM

Next Patent: RESOURCE CONFIGURATION METHOD AND APPARATUS