Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MEMORY ACCESS DEVICE, COMPUTING DEVICE AND DEVICE APPLIED TO CONVOLUTIONAL NEURAL NETWORK COMPUTATION
Document Type and Number:
WIPO Patent Application WO/2018/107476
Kind Code:
A1
Abstract:
A memory access device, a computing device and a device applied to convolutional neural network computation, wherein same are used for improving the memory access efficiency and calculating the computation throughput, while reducing the calculation power consumption. The memory access device comprises: an input cache unit for caching data blocks to be calculated; and a cascading unit connected to the input cache unit, wherein the cascading unit reads the data blocks to be calculated from the input cache unit, and the data blocks to be calculated comprise a first data block and a second data block; the first data block and the second data block are connected end-to-end so as to obtain a cascaded data block; and a third data block is captured from the cascaded data block, the third data block containing a section of continuous data in the cascaded data block, and the length of the third data block being equal to the length of the data block in the input cache unit.

Inventors:
WANG TAO (CN)
SONG FENGLONG (CN)
LIU WULONG (CN)
Application Number:
PCT/CN2016/110436
Publication Date:
June 21, 2018
Filing Date:
December 16, 2016
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
HUAWEI TECH CO LTD (CN)
International Classes:
G06F7/57
Foreign References:
CN102629189A2012-08-08
CN101404555A2009-04-08
CN101610141A2009-12-23
CN101147684A2008-03-26
CN101150358A2008-03-26
CN103944535A2014-07-23
Other References:
JIANG, RONG, 32-BIT MICROCOMPUTER PRINCIPLE , ASSEMBLY LANGUAGE, AND INTERFACING, 31 July 2009 (2009-07-31), pages 55
Attorney, Agent or Firm:
LONGSUN LEAD IP LTD. (CN)
Download PDF: