Title:
MEMORY REGULATOR SYSTEM WITH TEST MODE
Document Type and Number:
WIPO Patent Application WO2006042058
Kind Code:
B1
Abstract:
A system for switching between a read mode and a write mode. The system includes a voltage regulating circuit and a memory array. The voltage regulating circuit includes a voltage input and a control input, wherein the control input regulates the voltage input between at least a first voltage output and a second voltage output. The voltage regulating circuit is in electrical communication with the memory array and supplies the memory array with the first voltage output to correspond to the read mode and the second voltage output to correspond to the write mode.
Inventors:
AHNE ADAM J (US)
EDELEN JOHN G (US)
EDELEN JOHN G (US)
Application Number:
PCT/US2005/036063
Publication Date:
February 01, 2007
Filing Date:
October 07, 2005
Export Citation:
Assignee:
LEXMARK INT INC (US)
International Classes:
G11C29/00
Download PDF:
Previous Patent: DISTRIBUTED PROGRAMMED MEMORY CELLS USED AS MEMORY REFERENCE CURRENTS
Next Patent: DOWNHOLE SAFETY VALVE APPARATUS AND METHOD
Next Patent: DOWNHOLE SAFETY VALVE APPARATUS AND METHOD