Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
METHOD AND APPARATUS FOR AUTOMATED VALIDATION OF SEMICONDUCTOR PROCESS RECIPES
Document Type and Number:
WIPO Patent Application WO/2012/030930
Kind Code:
A3
Abstract:
Methods and apparatus for automated validation of semiconductor process steps are provided herein. In some examples, a method for validating a semiconductor process recipe includes: selecting a rule set describing an operating window for a semiconductor process tool; checking parameter values defined by steps in the semiconductor process recipe against limit-checking rules of the rule set to produce first results; determining step types from the steps in the semiconductor process recipe using step definition rules of the rule set to produce second results; checking transitions between the step types against step transition rules of the rule set to produce third results; and generating, using the computer, validation data for use of the semiconductor process recipe with the semiconductor process tool based on the first, the second, and the third results.

Inventors:
HARDY CHARLES (US)
LINDLEY ROGER ALAN (US)
Application Number:
PCT/US2011/049918
Publication Date:
May 18, 2012
Filing Date:
August 31, 2011
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
APPLIED MATERIALS INC (US)
HARDY CHARLES (US)
LINDLEY ROGER ALAN (US)
International Classes:
G06F9/44; G06F19/00
Foreign References:
US7225047B22007-05-29
US7333871B22008-02-19
US7783375B22010-08-24
US20090143999A12009-06-04
Attorney, Agent or Firm:
TABOADA, Alan (1030 Broad Street Suite 20, Shrewsbury New Jersey, US)
Download PDF: