Title:
METHOD AND APPARATUS FOR COMMUNICATION WITH A PROGRAMMABLE LOGIC DEVICE USING SERIAL TRANSCEIVERS
Document Type and Number:
WIPO Patent Application WO2004095703
Kind Code:
A3
Abstract:
Method and apparatus for communication within a programmable logic device using serial transceivers is described. In an example, an integrated circuit includes a first module and a second module. The first module and the second module each include a transceiver coupled to the logic of its respective module via a serial/parallel interface, with each transceiver configured with at least one signal conductor for serial communication between the first module and the second module. The first module and the second module are configured to communicate with one another asynchronously. Each transceiver is configured to communicate with its respective serial/parallel interface in a synchronous time domain.
Inventors:
DONLIN ADAM P
NEW BERNARD J
NEW BERNARD J
Application Number:
PCT/US2004/011574
Publication Date:
January 13, 2005
Filing Date:
April 15, 2004
Export Citation:
Assignee:
XILINX INC (US)
International Classes:
H03K19/177; (IPC1-7): H03K19/177
Domestic Patent References:
| WO2003010940A2 | 2003-02-06 |
Foreign References:
| EP1248372A2 | 2002-10-09 | |||
| US20030023912A1 | 2003-01-30 | |||
| US5869982A | 1999-02-09 | |||
| US6057708A | 2000-05-02 | |||
| US6240471B1 | 2001-05-29 | |||
| US6370603B1 | 2002-04-09 |
Other References:
YI CAI, BERND LAQUAI, KENT LUEHMAN: "Jitter Testing for Gigabit Serial Communication Transceivers", IEEE DESIGN AND TEST OF COMPUTERS, January 2002 (2002-01-01), pages 66 - 74, XP002301626
Download PDF:
Previous Patent: BIT-CELL AND METHOD FOR PROGRAMMING
Next Patent: VARIABLE RATE SIGMA DELTA MODULATOR
Next Patent: VARIABLE RATE SIGMA DELTA MODULATOR