METHOD AND APPARATUS FOR THE EMULATION OF HIGH PRECISION FLOATING POINT INSTRUCTIONS

Title:

METHOD AND APPARATUS FOR THE EMULATION OF HIGH PRECISION FLOATING POINT INSTRUCTIONS

Document Type and Number:

WIPO Patent Application WO2005003959

Kind Code:

A3

Abstract:

A high precision floating point emulator and associated method for emulating subject program code on a target machine (2) where the subject machine (1) base operands possess a different precision than the target machine (2) The high precision floating point emulator is provided for the emulation of subject program code instructions having a higher precision than that supported by the target machine (2) architecture by utilizing intermediate calculations having values with a higher precision than that supported by the target machine (2).

More Like This:

JP5567181	Methods and equipment for shuffling data
WO/1998/006029	APPARATUS AND METHODS FOR EXECUTION OF COMPUTER INSTRUCTIONS
JP2002108837	COMPUTER SYSTEM AND METHOD FOR CONTROLLING ITS CALCULATION

Inventors:

WALKER PAUL (GB)

Application Number:

PCT/GB2004/002700

Publication Date:

October 27, 2005

Filing Date:

June 22, 2004

Export Citation:

Click for automatic bibliography generation Help

Assignee:

TRANSITIVE LTD (GB)
WALKER PAUL (GB)

International Classes:

G06F9/302; G06F9/318; G06F9/45; G06F9/455; (IPC1-7): G06F9/318; G06F9/302; G06F9/318

Foreign References:

US5764959A	1998-06-09
US5678016A	1997-10-14
US6282634B1	2001-08-28

Other References:

ARAKAWA F ET AL: "SH4 RISC MULTIMEDIA MICROPROCESSOR", IEEE MICRO, IEEE INC. NEW YORK, US, vol. 18, no. 2, 1 March 1998 (1998-03-01), pages 26 - 34, XP000751585, ISSN: 0272-1732

Download PDF:

View/Download PDF PDF Help

Previous Patent: METHODS AND APPARATUS TO PROVIDE SECURE FIRMWARE STORAGE AND SERVICE ACCESS

Next Patent: PROCESSOR ARCHITECTURE FOR EXACT INDEX IDENTIFICATION