Title:
METHOD FOR PROCESSING DATA IN ETHERNET, PHYSICAL LAYER CHIP, AND A STORAGE MEDIUM
Document Type and Number:
WIPO Patent Application WO/2019/085634
Kind Code:
A1
Abstract:
The present invention discloses a method for processing data in an Ethernet, applied to a transmitting end. The method comprises: when a control layer data block originating from a media intervention control sublayer satisfies a first preset condition, inserting a codeword mark data block into a continuous control layer data block; converting both a data bit width of the control layer data block and a data bit width of the codeword mark data block to a first preset bit width, and scrambling the control layer data block of the first preset bit width to obtain a scrambled control layer data block, the codeword mark data block of the first preset bit width being a codeword mark format data block; performing forward error correction encoding on the scrambled control layer data block and the codeword mark format data block to obtain a forward error correction frame; and converting a data bit width of the forward error correction frame to a data bit width adapted to a physical medium connection sublayer. The present invention further discloses a physical layer chip and a storage medium.
More Like This:
WO/2024/059026 | CYCLIC REDUNDANCY CHECK DESIGN FOR COMMON AND PRIVATE TRANSPORT BLOCKS IN RATE SPLITTING TRANSMISSIONS |
JPS55157114 | MUTING CIRCUIT |
JPH06311141 | CRC ERROR DETECTION CIRCUIT |
Inventors:
LI LIANGFENG (CN)
Application Number:
PCT/CN2018/103842
Publication Date:
May 09, 2019
Filing Date:
September 03, 2018
Export Citation:
Assignee:
ZTE CORP (CN)
International Classes:
H04L1/00
Foreign References:
CN101436917A | 2009-05-20 | |||
CN104426631A | 2015-03-18 | |||
CN101631064A | 2010-01-20 | |||
US20160094311A1 | 2016-03-31 |
Attorney, Agent or Firm:
CHINA PAT INTELLECTUAL PROPERTY OFFICE (CN)
Download PDF: