METHOD FOR REDUCING POWER CONSUMPTION OF INTEGRATED CIRCUIT AND CONTROL CIRCUIT THEREOF

Title:

METHOD FOR REDUCING POWER CONSUMPTION OF INTEGRATED CIRCUIT AND CONTROL CIRCUIT THEREOF

Document Type and Number:

WIPO Patent Application WO/2020/014879

Kind Code:

A1

Abstract:

A method for reducing power consumption of an integrated circuit and a control circuit thereof. The method for reducing power consumption of an integrated circuit comprises: setting power states for one or more pins; and transmitting a signal via the one or more pins.

More Like This:

JP2001282704	DEVICE, METHOD AND SYSTEM FOR PROCESSING DATA
WO/2020/122988	MEMORY REQUEST CHAINING ON BUS
JP2007094642	ADDRESS GENERATING DEVICE, MEMORY CONTROL DEVICE, AND ADDRESS GENERATING METHOD

Inventors:

WANG YILEI (CN)

Application Number:

PCT/CN2018/096028

Publication Date:

January 23, 2020

Filing Date:

July 17, 2018

Export Citation:

Click for automatic bibliography generation Help

Assignee:

CHENGDU STARBLAZE TECH CO LTD (CN)

International Classes:

G06F13/16

Foreign References:

CN104714454A	2015-06-17
US20130044388A1	2013-02-21
CN102707781A	2012-10-03
CN106293005A	2017-01-04

Download PDF:

View/Download PDF PDF Help

Previous Patent: DATA TRANSMISSION METHOD AND APPARATUS, AND STORAGE MEDIUM

Next Patent: MULTI-SCREEN INTERACTION METHOD AND DEVICE